



(51) International Patent Classification:
H01L 21/20 (2006.01)

(21) International Application Number:
PCT/US2010/058514

(22) International Filing Date:
1 December 2010 (01.12.2010)

(25) Filing Language: English

(26) Publication Language: English

(71) Applicant (for all designated States except US): **ALLIANCE FOR SUSTAINABLE ENERGY, LLC** [US/US]; 1617 Cole Boulevard, Golden, Colorado 80401 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **PTAK, Aaron** [US/US]; c/o National Renewable Energy Laboratory, 1617 Cole Boulevard, Golden, Colorado 80401 (US). **LIN, Yong** [CN/US]; c/o National Renewable Energy Laboratory, 1617 Cole Boulevard, Golden, Colorado 80401 (US). **NORMAN, Andrew** [GB/US]; c/o National Renewable Energy Laboratory, 1617 Cole Boulevard, Golden, Colorado 80401 (US). **ALBERI, Kristin**; Denver, Colorado (US).

(74) Agents: **TRENNER, Mark, D.** et al.; c/o National Renewable Energy Laboratory, 1617 Cole Boulevard, Golden, Colorado 80401 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Declarations under Rule 4.17:

— of inventorship (Rule 4.17(iv))

Published:

— with international search report (Art. 21(3))

(54) Title: METHODS OF PRODUCING FREE-STANDING SEMICONDUCTORS USING SACRIFICIAL BUFFER LAYERS AND RECYCLABLE SUBSTRATES




FIG. 4

(57) Abstract: A method of producing semiconductor materials and devices that incorporate the semiconductor materials are provided. In particular, a method is provided of producing a semiconductor material, such as a III-V semiconductor, on a spinel substrate using a sacrificial buffer layer, and devices such as photovoltaic cells that incorporate the semiconductor materials. The sacrificial buffer material and semiconductor materials may be deposited using lattice-matching epitaxy or coincident site lattice-matching epitaxy, resulting in a close degree of lattice matching between the substrate material and deposited material for a wide variety of material compositions. The sacrificial buffer layer may be dissolved using an epitaxial liftoff technique in order to separate the semiconductor device from the spinel substrate, and the spinel substrate may be reused in the subsequent fabrication of other semiconductor devices. The low-defect density semiconductor materials produced using this method result in the enhanced performance of the semiconductor devices that incorporate the semiconductor materials.

METHODS OF PRODUCING FREE-STANDING SEMICONDUCTORS USING SACRIFICIAL BUFFER LAYERS AND RECYCLABLE SUBSTRATES

CONTRACTUAL ORIGIN

The United States Government has rights in this invention under Contract No. DE-AC36-08GO28308 between the United States Department of Energy and the Alliance for Sustainable Energy, LLC, the Manager and Operator of the National Renewable Energy Laboratory.

CROSS-REFERENCE TO RELATED APPLICATION

This patent application is related to "Coincident Site Lattice-Matched Growth of Semiconductors on Substrates using Compliant Buffer Layers," attorney docket no. NREL PCT/10-37 filed on the same day as the present application, which is hereby incorporated by reference as though fully set forth herein.

BACKGROUND

High-performance semiconductor devices often incorporate at least one layers of substantially crystalline semiconductor materials. Highly efficient III-V multi-junction photovoltaic solar cells incorporate III-V crystalline semiconductor materials such as GaInAs and GaInAlP alloy that are produced using epitaxy on single crystal Ge or GaAs substrates. High efficiency light emitting diodes (LEDs) and diode lasers may be fabricated from epitaxially grown nitride semiconductors such as InGaN. High electron mobility transistors may incorporate epitaxially grown arsenide or antimonide semiconductor materials such as InAs and InSb.

The semiconductor materials used in these high-performance semiconductor devices are typically selected based on optoelectronic performance criteria such as the specific band gap or electron mobility of the material. The function of these semiconductor devices is essentially governed by the optoelectronic properties and arrangement of the device's semiconductor materials. Further, the quality of the crystalline semiconductor materials of these devices impact their overall performance; defects, impurities and other flaws in the crystalline structure of the semiconductor materials may degrade the performance of the semiconductor devices.

Typically, high-performance semiconductor devices are fabricated using an epitaxial growth process in which a monocrystalline semiconductor material is deposited on a monocrystalline substrate material. However, the ability to produce low-defect crystals of the semiconductor materials used in high-performance semiconductor devices is constrained by several factors. Typically, the crystal lattice dimensions of the substrate must be closely matched to the corresponding lattice of the epitaxially deposited semiconductor material in order to avoid lattice mismatching that may introduce internal stresses that may induce undesired defects in the semiconductor material. Further, if the thermal expansion properties of the substrate material are significantly different from the corresponding thermal expansion properties of the semiconductor material, the temperature range experienced by the device during typical epitaxial growth processes may induce differential swelling and shrinking of the substrate material relative to the deposited semiconductor material, resulting in cracking and other undesired defects.

Existing semiconductor fabrication methods use a number of approaches to avoid the development of defects in the crystalline semiconductor materials. In many methods, the substrate material may be selected to be lattice-matched to the deposited semiconductor material. For example, III-V multi-junction photovoltaic cells may be grown on a Ge or GaAs substrate that is lattice-matched to the deposited III-V semiconductor alloy materials of the device. However, many of the substrate materials that are lattice-matched to desirable III-V semiconductor materials may be difficult to obtain in single-crystal form of suitable quality, may be relatively rare or prohibitively expensive, or may be difficult to obtain or produce in large quantities or suitable sizes. In the case of some III-V semiconductors, such as the InGaN alloys used in high-performance LEDs, a suitable lattice-matched substrate may not exist.

To reduce the stresses introduced by a lattice mismatch between the substrate and the deposited semiconductor material, some existing fabrication methods make use of a series of graded buffer layers, in which the lattice of the buffer layer closest to the substrate is slightly mismatched with the lattice of substrate, and the uppermost buffer layer is only slightly mismatched with the semiconductor material to be deposited. The intermediate buffer layers are designed to gradually transition from the buffer lattice dimensions to the semiconductor lattice dimensions, and the number of buffer layers used depends in part upon the degree of lattice mismatch between the substrate and the semiconductor. However, stresses may still occur between successive buffer layers that may result in defects that may impact device performance. In addition, the introduction of graded buffer

layers between the substrate and the deposited semiconductor may result in added process complexity and expense, and the introduction of impurities that may also impact device performance.

A need exists for a method of producing low-defect density crystalline semiconductor materials using epitaxial deposition on relatively inexpensive and widely available substrates without need for complex process methods such as multiple graded buffer layers. This production method may be used for the fabrication of high-performance semiconductor devices such as high efficiency photovoltaic cells, high performance LEDs, and high electron mobility transistors. The foregoing examples of the related art and limitations related therewith are intended to be illustrative and not exclusive. Other limitations of the related art will become apparent to those of skill in the art upon a reading of the specification and a study of the drawings

SUMMARY

The following embodiments and aspects thereof are described and illustrated in conjunction with systems, tools and methods which are meant to be exemplary and illustrative, not limiting in scope. In various embodiments, at least one of the above-described problems have been reduced or eliminated, while other embodiments are directed to other improvements.

Aspects of the present disclosure provide a method of producing a semiconductor device. The method includes providing a spinel substrate that includes a crystalline surface and growing a crystalline buffer material on the crystalline surface by coincident site lattice-matching epitaxy to form a sacrificial buffer layer. The method further includes growing a first crystalline semiconductor material on the sacrificial buffer layer by lattice-matching epitaxy or coincident site lattice-matching epitaxy to form a device layer on the sacrificial buffer layer. In addition, the method includes separating the device layer from the crystalline spinel substrate surface using an epitaxial liftoff method to produce the semiconductor device that includes the device layer. The epitaxial liftoff method is chosen from chemical etching of the crystalline buffer material or melting of the buffer material.

Other aspects further provide a semiconductor device that includes a spinel substrate that includes a crystalline spinel surface and a sacrificial buffer layer that includes a crystalline buffer material, an upper buffer surface, and a lower buffer surface. The lower buffer surface is coincident site lattice-matched to the crystalline spinel substrate. The device further includes a first device layer that includes a first crystalline semiconductor

material, a first device layer upper surface, and a first device layer lower surface. The first device layer lower surface is coincident site lattice-matched to the upper buffer surface.

In one particular arrangement, a semiconductor device is provided that includes a crystalline spinel substrate that includes MgAl_2O_4 , as well as a sacrificial buffer layer that includes crystalline Al, in which the sacrificial buffer layer is coincident site lattice-matched to the crystalline spinel substrate. The device also includes a first device layer that includes a first crystalline semiconductor material chosen from III-V semiconductor materials, III-V semiconductor alloys, II-VI semiconductor materials, and II-VI semiconductor alloys. The first device layer is coincident site lattice-matched to the sacrificial buffer layer.

The method of producing a semiconductor device provided herein overcomes many of the limitations of previous fabrication methods. The use of coincident lattice-matching epitaxy makes possible the deposition of a wider variety of materials, including compliant buffer layer materials such as aluminum, on relatively inexpensive and/or commonly available materials such as spinel with a relatively low density of defects. Because spinel is a tough and durable material that is resistant to degradation by a wide variety of chemical agents, a spinel substrate may be reused to fabricate additional semiconductor devices. Further, the inclusion of the sacrificial buffer layer that includes a material that is compatible with epitaxial liftoff methods, such as Al, provides a surface upon which a wide variety of semiconductor materials may be deposited using coincident site lattice-matching epitaxy to produce at least one device layers with relatively low defect densities. The semiconductor devices produced using this method, including but not limited to LEDs, photovoltaic (PV) solar cells, and transistors possess enhanced performance as a result of the relatively low defect densities in the semiconductor materials included in the devices.

In addition to the exemplary aspects and embodiments described above, further aspects and embodiments will become apparent by reference to the drawings and by study of the following descriptions.

BRIEF DESCRIPTION OF THE DRAWINGS

Exemplary embodiments are illustrated in referenced figures of the drawings. It is intended that the embodiments and figures disclosed herein are to be considered illustrative rather than limiting.

FIG. 1A is a schematic diagram of a simple cubic crystal lattice, **FIG. 1B** is a schematic diagram of a body-centered cubic crystal lattice, and **FIG. 1C** is a schematic diagram of a face-centered cubic (fcc) crystal lattice.

FIG. 2A and **FIG. 2B** are schematic diagrams illustrating the interface of the unit cells of a fcc lattice based crystalline semiconductor material epitaxially grown on a fcc lattice crystalline substrate material. **FIG. 2A** illustrates an interface produced using non-coincident site lattice-matching epitaxial growth. **FIG. 2B** illustrates an interface produced using coincident site lattice-matching epitaxial growth with a 45° rotation of the semiconductor lattice.

FIG. 3 is a schematic illustration of coincident site lattice-matching epitaxy at the {001} interface between the Al atoms of an fcc lattice based MgAl_2O_4 spinel substrate and a fcc Al buffer layer in which the lattice constant of the buffer layer is 1/2 of the lattice constant of the substrate.

FIG. 4 is a schematic diagram of the layers of a semiconductor grown on a spinel substrate using a sacrificial buffer layer.

FIG. 5 is a schematic diagram of the layers of a two-junction solar cell grown on a spinel substrate using a sacrificial buffer layer.

FIG. 6 is a high-resolution transmission electron microscopy image of an Al buffer layer grown on an (001) spinel substrate using coincident site lattice-matching epitaxial growth.

FIG. 7A is a bright field transmission electron microscopy image of an InGaAs buffer layer grown on a spinel substrate using coincident site lattice-matching epitaxial growth, and **FIG. 7B** is a corresponding transmission electron diffraction pattern obtained from the interface of the InGaAs buffer layer and the spinel substrate.

FIG. 8 is a photograph of a III-V semiconductor epilayer that was separated from a spinel substrate using acid etching of a sacrificial aluminum buffer layer.

FIGS. 9A – 9C are scanning electron microscopy images of the surface of aluminum crystals produced using coincident site lattice-matching epitaxial growth on a (001) spinel substrate at temperatures of 450°C (**FIG. 9A**), 300°C (**FIG. 9B**), and room temperature (**FIG. 9C**). **FIGS. 9D – 9F** are electron backscattered diffraction orientation maps obtained for the crystals shown in **FIGS. 9A – 9C** respectively.

Corresponding reference characters and labels indicate corresponding elements among the view of the drawings. The headings used in the figures should not be interpreted to limit the scope of the claims.

DETAILED DESCRIPTION

A method of producing a semiconductor device is provided that overcomes many of the limitations of previous production methods. The method includes providing a spinel substrate and forming a sacrificial buffer layer by growing a crystalline buffer material such as aluminum onto the crystalline surface by coincident site lattice-matching epitaxy. This crystal of buffer material resulting from this process may have relatively few defects due to the close lattice-matching afforded by the coincident site lattice-matching epitaxy process. The buffer material may further possess desirable properties including malleability for absorbing internal stresses, as well as a chemical structure that is compatible with existing epitaxial liftoff process such as chemical etching.

The method may further include forming a device layer by growing a first crystalline semiconductor material on the sacrificial buffer layer using a lattice-matching epitaxial process or a coincident site lattice-matching epitaxial process. At least one additional crystalline semiconductor material may be grown on the first crystalline semiconductor material using lattice-matching epitaxy.

The method further includes separating the device layer from the crystalline surface using an epitaxial liftoff method such as chemical etching of the sacrificial buffer layer to produce the semiconductor device depending upon the particular device to be produced. The spinel substrate may be further processed using suitable techniques such as acid etching and polishing to refurbish the substrate surface, and recycled for use as a substrate in the production of additional semiconductor products.

This method of producing a semiconductor device overcomes many previous limitations of existing semiconductor methods. The spinel substrate is a relatively inexpensive and structurally tough substrate material, is inert to many chemicals, and the lattice structure of spinel is compatible with coincident site lattice-matching epitaxial deposition of a variety of buffer materials, resulting in a buffer material with relatively few lattice defects. The buffer material may be compatible with lattice-matched and coincident site lattice-matching epitaxial deposition of a variety of semiconductor materials, and the material may further be malleable and capable of absorbing internal stresses during the fabrication process. The recycling of the spinel substrate further reduces production costs of semiconductor fabrication using this method.

A semiconductor device produced using the method described above is further provided. Non-limiting examples of semiconductor devices that may be produced using this method include photovoltaic solar cells, LEDs, lasers, transistors, and light detectors.

Aspects of the method of producing a semiconductor device and exemplary semiconductor devices using this method are described in detail below.

I. Methods of Producing III-V Semiconductor Devices

A method of producing a III-V semiconductor device is provided that includes forming a sacrificial buffer layer and at least one layer of crystalline semiconductor on a spinel substrate and then separating the at least one layer of semiconductor material from the spinel substrate using an epitaxial liftoff technique such as chemical etching. As used herein, III-V semiconductor materials refer to crystalline semiconductor materials containing one element from Group III (B, Al, Ga, In, Tl) and one element from Group V (N, P, As, Sb, and Bi). As used herein, III-V semiconductor devices refer to optoelectronic and electrical devices such as light emitting diodes and photovoltaic cells which include a III-V semiconductor material in its construction. The sacrificial buffer layer and the first semiconductor layer are produced using lattice-matching epitaxy and/or coincident site lattice-matching epitaxy, resulting in the production of crystalline layers that are relatively free of defects that may degrade the performance of the semiconductor device.

a. *Coincident Site Lattice-Matching Epitaxy*

Epitaxy, as defined herein, relates to a process in which one crystalline material is grown or deposited on another crystalline substrate in an ordered manner. Depending on the particular lattice structures of the deposited material and the substrate, the epitaxial process may result in varying degrees of lattice-matching at the interface between the deposited material and the substrate. Mismatched lattices typically introduce internal stresses to the deposited crystalline material that may induce defects within the crystalline material that may degrade the performance of a device containing this material.

The lattice structure of a crystalline material may be specified by a lattice parameter (a), defined herein as the length between unit cells in a crystal lattice. For example, three space lattice types of the cubic crystal system are illustrated in **FIG. 1**: a simple cubic structure **100 (FIG. 1A)**, a body-centered cubic structure **100A (FIG. 1B)**, and a face-centered cubic structure **100C (FIG. 1C)**. In each of the three structures, the lattice parameter (a), referred to as **102 in FIG. 1A – FIG. 1C**, corresponds to the length of any face of the cubic unit cell.

During the process of lattice-matching epitaxy, the crystal lattices of the deposited material are layered directly on top of the substrate lattices. For example, a material having

a simple cubic structure shown in **FIG. 1A** may be layered on top of substrate material having the same simple cubic structure. So long as the deposited material and the substrate material have similar lattice constants, each atom in the deposited material's lattice will be aligned with a corresponding atom in lattice at the surface of the substrate, resulting in minimal internal stresses and defects at the interface of the substrate and the deposited material.

For a given substrate with a suitable lattice structure, the materials that may be deposited directly on the substrate using lattice-matching epitaxy are typically limited to those materials having lattice constants that are within about 2% or less of the substrate's lattice constant. However, materials with lattice constants that are significantly mismatched with the lattice constant of the substrate may be deposited using coincident site lattice-matching epitaxy, as shown in **FIG. 2**. Coincident site lattice-matching epitaxy, as defined herein, is an epitaxy process in which a material having a lattice constant that is different from the lattice constant of the substrate is deposited with a high degree of lattice-match by virtue of a scaled or rotated lattice-match. It is to be noted that lattice-matching epitaxy may be defined as a special case of coincident site lattice-matching epitaxy in which a 1:1 ratio of the lattice constants of the substrate and deposited material results in a scaled lattice-match.

FIG. 2 illustrates an example of the coincident site lattice-matching epitaxy of a substrate **202** having a lattice constant **204** that is different than the lattice constant **206** of the deposited material **208** by virtue of a rotated lattice-match. **FIG. 2A** illustrates the interface of the substrate **202** and the deposited material **208** using lattice-matching epitaxy. Lattice-matching epitaxy results in significant lattice mismatching, because the lattices of the substrate and the deposited material are matched at only a single point **210**. **FIG. 2B** illustrates an example of the same material **208** deposited on the same substrate **202** using coincident site lattice-matching epitaxy. In this example, the two materials exhibit a significant degree of lattice-matching when the lattice of the deposited material **208** is rotated by 45° relative to the lattice of the substrate material **202**. Here, five points of the lattices are aligned at **212a – 212e**. Because the ratio of the deposited material's lattice constant **206** to the substrate's lattice constant **204** is equal to the square root of 2, a high degree of matching is possible with the 45° lattice rotation.

For the (001) orientation shown, the lattice of the deposited material may be rotated by any angle ranging from 0° to about 45°, depending on the ratio of the lattice constant of the substrate to the lattice constant of the deposited material. The rotation angle of the

deposited material's lattice relative to the substrate lattice may be selected to minimize the lattice mismatch between the deposited material and the substrate. Typically, a coincident site lattice mismatch below about 0.5% may result in a deposited layer that is relatively free of defects caused by lattice mismatching.

Further, different crystal planes of the substrate may be used as the crystalline surface for deposition of material by coincident site lattice-matching epitaxy. For example, if the substrate has a face-centered cubic lattice structure, different crystal planes of the substrate, including but not limited to the {001}, {110}, and {111} crystal planes may be used as the substrate surface. The spacing between adjacent atoms in a particular crystal plane of the substrate may result in a better degree of lattice-matching with the lattice of the deposited material.

FIG. 3 illustrates an example of the coincident site lattice-matching of a MgAl_2O_4 spinel substrate **304** having a lattice constant **306** that is about twice the lattice constant **308** of the deposited Al material **302** by virtue of a scaled lattice-match. In this example, because every other Al atom **302** in the deposited material lattice is matched to a substrate Al atom **304**, the material may be deposited on the substrate with relatively low levels of internal stress, resulting in a crystalline deposit with relatively few defects.

b. Spinel Substrate

A spinel substrate that includes a crystalline surface is provided in one aspect of the present disclosure. Spinel, as commonly defined, is a cubic crystalline material with the formulation MgAl_2O_4 . However, spinel is a member of a class of minerals, defined herein as the spinels, with the general formulation $\text{A}^{2+}\text{B}_2^{3+}\text{O}_4^{2-}$. In this more general formulation, A and B may be divalent, trivalent, or quadrivalent cations, including magnesium, zinc, iron, manganese, aluminum, chromium, titanium, and silicon. Non-limiting examples of spinels suitable for use as substrates in aspects of the method include MgAl_2O_4 , ZnAl_2O_4 , FeAl_2O_4 , CoFe_2O_4 , FeMn_2O_4 , MnFe_2O_4 , Mn_3O_4 , ZnFe_2O_4 , ZnMn_2O_4 , Fe_3O_4 , NiFe_2O_4 , TiFe_2O_4 , FeCr_2O_4 , MgCr_2O_4 , MnAl_2O_4 , CoAl_2O_4 , NiAl_2O_4 , CuCo_2S_4 , Mg_2SiO_4 , Fe_2TiO_4 , and Fe_2SiO_4 .

In one particular aspect, the spinel substrate MgAl_2O_4 is provided for the deposition of the sacrificial buffer layer. This form of spinel is especially suitable because the lattice constant of MgAl_2O_4 is about 8.08 Å which is almost exactly twice the lattice constant of crystalline aluminum, which is about 4.05 Å. This proportion of lattice constants facilitates the deposition of aluminum, one particular example of a material for the sacrificial buffer

layer, onto the spinel substrate using coincident site lattice-matching epitaxy as discussed above and illustrated in **FIG. 3**.

In addition to having a lattice constant that is well-suited for coincident site lattice-matching epitaxy, spinel is also a tough and durable material. Spinel is relatively inert to exposure to reagents such as hydrofluoric acid used in epitaxial liftoff techniques. Further, spinel may be translucent, allowing light pulses to be transmitted through the substrate in order to facilitate the degradation of the sacrificial substrate layer in epitaxial liftoff techniques.

The spinel substrate may be reused for the production of subsequent semiconductors because of the durability of the spinel material. After use, the spinel substrate may be cleaned of residual deposited sacrificial buffer layer using suitable techniques including but not limited to acid etching. Once cleaned, the spinel substrate may be reused as is, or the surface of spinel substrate may be further conditioned using suitable techniques including but not limited to etching and polishing and thermal annealing.

c. Growth of Sacrificial Buffer Layer

A sacrificial buffer layer may be grown on the crystalline surface of the spinel substrate in an aspect of the method. The sacrificial buffer layer may be grown using any suitable method of epitaxy including but not limited to vapor-phase epitaxy (VPE), liquid-phase epitaxy (LPE), molecular beam epitaxy (MBE), and metal organic chemical vapor deposition (MOCVD).

The sacrificial buffer layer is composed of a crystalline material that possesses at least one of several material properties. The lattice constant of the sacrificial buffer layer may be selected to be compatible with the lattice constant of the substrate material for either lattice-matching epitaxy or coincident site lattice-matching epitaxy. Further, the lattice constant of the sacrificial buffer layer may be selected to be lattice-matched with the lattice of the III-V semiconductors that are deposited onto the sacrificial buffer layer using either lattice-matching epitaxy or coincident site lattice-matching epitaxy. The material of the sacrificial buffer layer may further be a malleable metal material including but not limited to aluminum, in order to elastically absorb any internal stresses created within the deposited III-V semiconductor material during the deposition process.

In addition, the sacrificial buffer layer may be selected to be compatible with suitable epitaxial liftoff techniques including but not limited to chemical etching and melting. The material may be reactive with chemical reagents such as hydrofluoric acid so that the

sacrificial buffer layer may be dissolved by the acid while leaving the deposited semiconductor and substrate intact in order to separate the III-V semiconductor layer from the substrate.

Non-limiting examples of suitable materials for the sacrificial buffer layer include fcc metals such as Al, Ag, Au, Pd, Pt and their alloys; III-V semiconductor materials; III-V semiconductor alloys; II-VI semiconductor materials; and II-VI semiconductor alloys. Specific non-limiting examples of suitable materials for the sacrificial buffer layer include Al, Ag, Au, Pd, Pt, AlN, BN, GaN, InN, AlAs, GaAs, GaInP, InAlAs, InGaAs, InGaN, AlGaAs, and AlGaN. If a semiconductor material is used as the sacrificial buffer layer, the material may be dissolved by a chemical reagent during the epitaxial liftoff.

The sacrificial buffer layer may be grown on the crystalline surface by any suitable technique of epitaxial growth. Non-limiting examples of techniques suitable for epitaxial growth include vapor-phase epitaxy (VPE), liquid-phase epitaxy (LPE), molecular beam epitaxy (MBE), and metal organic chemical vapor deposition (MOCVD). Depending on the particular technique used for epitaxial growth, the deposition of the sacrificial buffer layer may take place at a deposition temperature ranging from about room temperature to about 700° C and higher.

The materials formed during the production of the device may be exposed to a wide range of temperatures during deposition and cooling. During the process, differential thermal expansion and contraction of the substrate and deposited III-V semiconductor material may introduce defect-causing internal thermal stresses to the materials. In order to reduce these thermal stresses, the material of the sacrificial buffer layer may be chosen to be ductile or compliant to reduce the differential swelling and shrinking during fabrication of the device. In one particular example, the buffer layer material may be chosen to be Al deposited by the technique of molecular beam epitaxy.

d. Growth of Semiconductor Material

A crystalline semiconductor material may be grown on the sacrificial buffer layer to form a device layer in an aspect of the method. The semiconductor material may be deposited using any of the epitaxy techniques described previously. In one particular aspect, the III-V semiconductor material is deposited using molecular beam epitaxy.

Depending on the material of the sacrificial buffer layer, the semiconductor material may be lattice-matched or coincident site lattice-matched to the buffer layer. For example, if a III-V semiconductor material is used for the sacrificial buffer layer, a device layer

composed of another III-V semiconductor material may be lattice-matched to the sacrificial layer, since both materials are III-V semiconductor materials. Alternatively, if a ductile crystalline metal such as Al is used for the sacrificial buffer layer, a device layer composed of a III-V semiconductor may be coincident site lattice-matched using a 45° lattice rotation as described above in **FIG. 2B**, and other rotations.

The crystalline semiconductor material of the device layer may be selected based on the desired optoelectronic properties, including but not limited to band gap and electron mobility. The crystalline semiconductor material may be chosen from materials including but not limited to III-V semiconductor materials, III-V semiconductor alloys, II-VI semiconductor materials, and II-VI semiconductor alloys. Non-limiting examples of III-V semiconductor materials include AlSb, AlAs, AlN, AlP, BN, BP, BAs, B₁₂As₂, GaSb, GaAs, GaN, GaP, InSb, InAs, InN, and InP. Non-limiting examples of III-V semiconductor alloys include AlGaAs, InGaAs, InGaP, AlInAs, AlInSb, GaAsN, GaAsP, GaAsSb, AlGaIn, AlGaP, InGaIn, InAsSb, InGaSb, AlGaInAs, AlGaInP, AlGaAsP, InGaAsP, InGaAsSb, InPAsSb, AlInAsP, AlGaAsN, InGaAsN, InAlAsN, GaAsSbN, GaInNAsSb, and GaInAsSbP. Non-limiting examples of II-VI semiconductor materials include CdSe, CdS, CdTe, ZnO, ZnSe, ZnS, and ZnTe. Non-limiting examples of II-VI semiconductor alloys include CdZnTe, HgCdTe, HgZnTe, and HgZnSe. As used herein, a III-V semiconductor material refers to a crystalline semiconductor material that includes one element from the Group III elements (B, Al, Ga, In, and Tl) and one element from the Group V elements (N, P, As, Sb, and Bi); a III-V semiconductor alloy refers to a crystalline semiconductor material that includes at least three elements from the Group III elements and the Group V elements, including at least one element from each of the two groups. As used herein, a II-VI semiconductor material refers to a crystalline semiconductor material that includes one Group II element (Zn, Cd, and Hg) and one Group VI element (O, S, Se, Te, and Po); a II-VI semiconductor alloy refers to a crystalline semiconductor material containing at least three elements from the Group II and Group VI elements, including at least one element from each of the two groups. As used herein, a group IV semiconductor alloy refers to a crystalline semiconductor material that includes at least two Group IV elements (C, Si, Ge, Sn, and Pb).

At least one additional crystalline semiconductor material layers may be deposited onto the first semiconductor material layer of the device structure to produce the device. The additional crystalline semiconductor layer or layers may be chosen from any of the semiconductor materials described above, including but not limited to III-V semiconductor

materials, III-V semiconductor alloys, II-VI semiconductor materials, and II-VI semiconductor alloys. The additional crystalline semiconductor material is typically lattice-matched to the first crystalline semiconductor material layer of the device structure, but the additional crystalline semiconductor material may be coincident site lattice-matched, depending upon the particular choice of semiconductor materials.

The arrangement and number of semiconductor materials in the device structure may be determined based on the function of the particular device that is fabricated using this method. Specific examples of the arrangement of semiconductor materials in several devices are provided below.

e. Separation of the Device Layer From the Substrate

Once the desired layers of crystalline semiconductor material of the device structure have been formed on the sacrificial buffer layer, the device structure may be separated from the crystalline spinel substrate surface using an epitaxial liftoff method. Any suitable epitaxial liftoff method may be used, including but not limited to chemical etching of the crystalline buffer material, melting of the buffer material, and combinations thereof. For example, an aluminum sacrificial layer may be etched away from the spinel substrate using a strong acid, such as HF, in order to produce the semiconductor device.

Before or after separation from the substrate, the device structure may be bonded or transferred to a suitable handle material to complete the fabrication of the semiconductor device. As used herein, a handle material refers to any material that is attached to a deposited layer of semiconductor materials on the surface opposite to the substrate that may be used to lift the semiconductor material off of the substrate after the sacrificial buffer layer has been removed by chemical etching or melting. The handle material may further act as a support for the layer of semiconductor material during subsequent use and may be attached to the semiconductor material using any suitable adhesive including but not limited to UV-activated adhesive, and heat-releasable adhesive. Any suitable handle material may be used, and may be selected to enhance at least one performance aspects of the device including but not limited to low weight, flexibility, electrical properties, and thermal management.

II. Semiconductor Devices

FIG. 4 is a schematic diagram illustrating the general arrangement of materials in a semiconductor device **400** prior to the release of the device **400** from the substrate. The

device **400** includes spinel substrate **402** made of a spinel material as described above and also includes a crystalline spinel surface **404**. The device further includes a sacrificial buffer layer **406** made of a crystalline buffer material, also described above; the sacrificial buffer layer also includes an upper buffer surface **410** and a lower buffer surface **408**. The lower buffer surface **408** is coincident site lattice-matched to the crystalline spinel surface **404**.

The device **400** also includes a first device layer **412** made of a first crystalline semiconductor material, and further includes a first device layer upper surface **414** and a first device layer lower surface **416**. The first device layer lower surface **416** is lattice-matched or coincident site lattice-matched to the upper surface **410** of the sacrificial buffer layer **406**.

Additional layers of crystalline semiconductor material may be deposited onto the first device layer upper surface **414** in order to produce semiconductor devices with the desired function. Non-limiting examples of semiconductor devices that may be formed using the methods described herein include photovoltaic solar cells, LEDs, lasers, transistors, and light detectors. Specific examples of semiconductor devices that may be fabricated using the method described herein are described below.

a. Light Emitting Diode/Solid-State Laser

A single layer and multiple layers of crystalline semiconductor material may be fabricated using the method described herein to be used as a light emitting diode (LED) or a solid state laser. The LEDs produced using this method may be high efficiency and high performance due to the relatively low incidence of defects in the semiconductor materials. Table 1 below summarizes common materials that may be formed using the method described herein for use in an LED or laser:

Color	Wavelength	Semiconductor Materials
Infrared	$\lambda > 760$	Gallium arsenide (GaAs) Aluminum gallium arsenide (AlGaAs) Indium gallium arsenide (InGaAs)
Red	$610 < \lambda < 760$	Aluminum gallium arsenide (AlGaAs) Gallium arsenide phosphide (GaAsP)
Orange	$590 < \lambda < 610$	Gallium arsenide phosphide (GaAsP)

Color	Wavelength	Semiconductor Materials
		Aluminum gallium indium phosphide (AlGaInP) Gallium phosphide (GaP)
Yellow	$570 < \lambda < 590$	Gallium arsenide phosphide (GaAsP) Aluminum gallium indium phosphide (AlGaInP) Gallium phosphide (GaP)
Green	$500 < \lambda < 570$	Indium gallium nitride (InGaN)/Gallium(III) nitride (GaN) Gallium phosphide (GaP) Aluminum gallium indium phosphide (AlGaInP) Aluminum gallium phosphide (AlGaP)
Blue	$450 < \lambda < 500$	Zinc selenide (ZnSe) Indium gallium nitride (InGaN)
Violet	$400 < \lambda < 450$	Indium gallium nitride (InGaN)
Ultraviolet	$\lambda < 400$	Boron nitride (215 nm) Aluminum nitride (AlN) (210 nm) Aluminum gallium nitride (AlGaIn) Aluminum gallium indium nitride (AlGaInN)

TABLE 1: Semiconductor Materials for LEDs

b. Solar Cells/Light Detectors

Multiple layers of semiconductors may be fabricated using the methods described herein to form a solar cell or light detector. **FIG. 5** illustrates an example of a two-junction solar cell **500** that may be fabricated using the method described herein. The two-junction solar cell **500** may include a spinel substrate **502**, a sacrificial buffer layer **504**, a GaInAlP high band gap (i.e. $\sim 1.7\text{--}1.9$ eV) junction **506**, a tunnel junction **508**, and a second lower band gap InGaAs (i.e. ~ 1.15 eV) junction **510**. The GaInAlP layer **506** may be formed as a first device layer **412** onto the sacrificial buffer layer **406** as shown in **FIG. 4** and separated from the substrate **402** as described previously.

EXAMPLES

The following examples illustrate various aspects of the present disclosure.

EXAMPLE 1: Deposition of Aluminum on Spinel Substrate

To demonstrate the feasibility of depositing aluminum on a spinel substrate using the methods describes herein, the following experiments were conducted.

A single crystal of aluminum was deposited on a spinel (MgAl_2O_4) substrate using molecular beam epitaxy using coincident site lattice-matching epitaxial growth. A high-resolution transmission electron microscopy image of the Al buffer layer **606** grown on the spinel substrate **602** is shown in **FIG. 6**. The aluminum **606** and spinel **602** showed very few defects with a very uniform and defect free interface **604**.

EXAMPLE 2: Deposition of InGaAs on Spinel Substrate

To demonstrate the feasibility of depositing InGaAs on a spinel substrate using the methods describes herein, the following experiments were conducted.

A single crystal of InGaAs **704** was deposited on a spinel (MgAl_2O_4) substrate **702** using molecular beam epitaxy at about 580°C using coincident site lattice-matching epitaxial growth. A bright field transmission electron microscopy image of the InGaAs buffer layer grown on the spinel substrate is shown in **FIG. 7A**. The InGaAs and spinel showed very few defects with a very uniform and defect free interface **706**. A transmission electron diffraction pattern of the spinel-InGaAs interface, shown in **FIG. 7B** further demonstrated that the InGaAs layer was crystalline and epitaxial, although it contained twinning.

EXAMPLE 3: Liftoff of InGaAs from Aluminum Buffer Layer

To demonstrate the feasibility of depositing InGaAs on an aluminum buffer layer on a spinel substrate, and subsequently lifting off the InGaAs layer, the following experiments were conducted.

An aluminum buffer layer was grown on a spinel substrate using methods similar to those described in Example 1. A layer of InGaAs was deposited onto the aluminum buffer layer using molecular beam epitaxy to a thickness of approximately 1 μm . The InGaAs layer was released from the spinel substrate by etching away the Al buffer layer using 20% HF in H_2O overnight. The separated InGaAs film appeared to be free of any major defects, as shown in **FIG. 8**.

Measurements of the spinel substrate surface using reflection high-energy diffraction (RHEED) indicated that the substrate surface remained of a quality sufficient for reuse in

subsequent epitaxial processes, even without further processing such as polishing or etching.

EXAMPLE 4: Effect of Temperature of Quality of Aluminum Buffer Layer on Spinel

To assess the effect of process temperature on the quality of an aluminum buffer layer deposited on a spinel substrate, the following experiments were conducted. Aluminum buffer layers were formed on spinel substrates using methods similar to those described in Example 1. In these experiments, the aluminum buffer layers were formed at three different temperatures: room temperature, 300°C, and 450°C.

FIG. 9 includes scanning electron microscopy images and electron backscattered diffraction orientation maps for the aluminum buffer layers formed at the three temperatures. **FIG. 9A** and **FIG. 9D** are the scanning electron microscopy image and electron backscattered diffraction orientation map, respectively, of the Al buffer layer formed at 450°C. **FIG. 9B** and **FIG. 9E** are similar images of the Al buffer layer formed at 300°C, and **FIG. 9C** and **FIG. 9F** are similar images of the Al buffer layer formed at room temperature. Comparing the images, the aluminum buffer layer formed at room temperature was a uniform single crystal with very few defects, while the aluminum buffer layers formed at the higher temperatures exhibited a multi-crystalline structure with more irregular structure as temperature increased.

While a number of exemplary aspects and embodiments have been discussed above, those of skill in the art will recognize certain modifications, permutations, additions and sub combinations thereof. It is therefore intended that the following appended claims and claims hereafter introduced are interpreted to include all such modifications, permutations, additions and sub-combinations as are within their true spirit and scope.

CLAIMS

1. A method of producing a semiconductor device comprising:
growing a crystalline buffer material on a crystalline surface of a spinel substrate by coincident site lattice-matching epitaxy to form a sacrificial buffer layer;
growing a first crystalline semiconductor material on the sacrificial buffer layer by lattice-matching epitaxy or coincident site lattice-matching epitaxy to form a device layer on the sacrificial buffer layer; and
separating the device layer from the crystalline spinel substrate surface using an epitaxial liftoff method chosen from chemical etching of the crystalline buffer material or melting of the buffer material to produce a semiconductor device, comprising the device layer.
2. The method of claim 1, wherein the crystalline spinel substrate surface comprises a material chosen from MgAl_2O_4 , ZnAl_2O_4 , FeAl_2O_4 , CoFe_2O_4 , FeMn_2O_4 , MnFe_2O_4 , Mn_3O_4 , ZnFe_2O_4 , ZnMn_2O_4 , Fe_3O_4 , NiFe_2O_4 , TiFe_2O_4 , FeCr_2O_4 , MgCr_2O_4 , MnAl_2O_4 , CoAl_2O_4 , NiAl_2O_4 , CuCo_2S_4 , Mg_2SiO_4 , Fe_2TiO_4 , and Fe_2SiO_4 .
3. The method of claim 1, wherein the crystalline buffer material is chosen from face-centered cubic (fcc) metals, III-V semiconductor materials, III-V semiconductor alloys, II-VI semiconductor materials, and II-VI semiconductor alloys.
4. The method of claim 3, wherein the crystalline buffer material is chosen from Al, Ag, Au, Ir, Pd, Pt, Rh, and alloys thereof, AlN, BN, GaN, InN, GaAs, AlAs, GaInP, AlInP, InAlAs, InGaAs, AlAsSb, GaAsSb, InGaN, AlGaAs, AlInN, AlGaN, GaInAsP, GaInAsSb, GaAlInP, and GaAlAsSb.
5. The method of claim 1, wherein the at least one additional crystalline semiconductor material is grown on the first crystalline semiconductor material by lattice-matching epitaxy prior to separating the first device layer from the crystalline spinel substrate surface, the

semiconductor device comprising the first device layer and the at least one additional crystalline semiconductor material.

6. The method of claim 1, wherein the coincident site lattice-matching epitaxy and the lattice-matching epitaxy processes are conducted using molecular beam epitaxy.
7. The method of claim 5, wherein the first crystalline semiconductor material and the at least one additional crystalline semiconductor material are chosen from III-V semiconductor materials, III-V semiconductor alloys, II-VI semiconductor materials, and II-VI semiconductor alloys.
8. The method of claim 1 or claim 5, wherein the semiconductor device is chosen from a photovoltaic solar cell, an LED, a laser, a transistor, and a light detector.
9. The method of claim 1, further comprising recycling the spinel substrate for producing additional semiconductor devices.
10. A semiconductor device comprising:
 - a spinel substrate comprising a crystalline spinel surface;
 - a sacrificial buffer layer comprising a crystalline buffer material, an upper buffer surface, and a lower buffer surface, wherein the lower buffer surface is coincident site lattice-matched to the crystalline spinel substrate; and
 - a first device layer comprising a first crystalline semiconductor material, a first device layer upper surface, and a first device layer lower surface, wherein the first device layer lower surface is coincident site lattice-matched to the upper buffer surface.
11. The device of claim 10, wherein the crystalline spinel substrate material is chosen from MgAl_2O_4 , ZnAl_2O_4 , FeAl_2O_4 , CoFe_2O_4 , FeMn_2O_4 , MnFe_2O_4 , Mn_3O_4 , ZnFe_2O_4 , ZnMn_2O_4 , Fe_3O_4 , NiFe_2O_4 , TiFe_2O_4 , FeCr_2O_4 , MgCr_2O_4 , MnAl_2O_4 , CoAl_2O_4 , NiAl_2O_4 , CuCo_2S_4 , Mg_2SiO_4 , Fe_2TiO_4 , and Fe_2SiO_4 .

12. The device of claim 11, wherein the crystalline buffer material is chosen from face-centered cubic (fcc) metals, III-V semiconductor materials, III-V semiconductor alloys, II-VI semiconductor materials, and II-VI semiconductor alloys.
13. The device of claim 12, wherein the crystalline buffer material is chosen from Al, Ag, Au, Ir, Pd, Pt, Rh, and alloys thereof, AlN, BN, GaN, InN, GaAs, AlAs, GaInP, AlInP, InAlAs, InGaAs, AlAsSb, GaAsSb, InGaN, AlGaAs, AlInN, AlGaIn, GaInAsP, GaInAsSb, GaAlInP, and GaAlAsSb.
14. The device of claim 10, further comprising a second device layer comprising a second crystalline semiconductor material, a second device layer upper surface, and a second device layer lower surface, wherein the second device layer lower surface is lattice-matched to the first device layer upper surface.
15. The device of claim 14, further comprising at least one additional device layer comprising at least one additional crystalline semiconductor material, wherein a first additional device layer is lattice-matched with the second device layer, and each successive additional device layer is lattice-matched to each preceding additional device layer.
16. A semiconductor device comprising:
- a crystalline spinel substrate comprising MgAl_2O_4 ;
 - a sacrificial buffer layer comprising crystalline Al, wherein the sacrificial buffer layer is coincident site lattice-matched to the crystalline spinel substrate; and
 - a first device layer comprising a first crystalline semiconductor material chosen from III-V semiconductor materials, III-V semiconductor alloys, II-VI semiconductor materials, and II-VI semiconductor alloys, wherein the first device layer is coincident site lattice-matched to the sacrificial buffer layer.

17. The device of claim 16, further comprising at least one additional device layer comprising at least one additional crystalline semiconductor material chosen from III-V semiconductor materials, III-V semiconductor alloys, II-VI semiconductor materials, and II-VI semiconductor alloys, wherein the at least one additional device layer is lattice-matched to the first device layer.
18. The device of claim 16 or claim 17, wherein the semiconductor device is chosen from a photovoltaic solar cell, an LED, a laser, a transistor, and a light detector.
19. The method of claim 17, wherein the semiconductor device is a two-junction PV solar cell, the first crystalline semiconductor material comprises GaInAlP alloy having a band gap of about 1.7–1.9 eV, and the at least one additional semiconductor material comprises InGaAs alloy having a band gap of about 1.15 eV.
20. The method of claim 16, wherein the semiconductor device is an LED and the first crystalline semiconductor material comprises InGaN having a band gap ranging between about 1.9 eV and about 2.5 eV.

1/9




FIG. 1A




FIG. 1B




FIG. 1C




FIG. 2A




FIG. 2B




FIG. 3




FIG. 4




FIG. 5




FIG. 6

7/9




FIG. 7A




FIG. 7B

8/9




FIG. 8




FIG. 9

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US 10/58514

A. CLASSIFICATION OF SUBJECT MATTER

IPC(8) - H01L 21/20 (2011.01)

USPC - 438/479

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

USPC: 438/479

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

USPC: 438/479,481,483,488; 257/E33.023,E21.108

(keyword limited; terms below)

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

PubWEST (PGPB, USPT, EPAB, JPAB); Google

Search terms: spinel, crystal, lattice, match, buffer, substrate, et al.

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X --- Y	US 5,741,724 A (Ramdani et al.) 21 April 1998 (21.04.1998), col 2, ln 26 to col 3, ln 9, Fig 1, 2	10-15 ----- 1-9, 16-20
Y	US 2009/0283793 A1 (Osawa et al.) 19 November 2009 (19.11.2009), para [0088]-[0126]	1-9
Y	US 2010/0206537 A1 (Ikeda et al.) 19 August 2010 (19.08.2010), para [0078]	16-20
Y	US 2004/0079408 A1 (Fetzer et al.) 29 April 2004 (29.04.2004), para [0003], [0010], [0080]	19, 20
A	US 5,164,359 A (Calviello et al.) 17 November 1992 (17.11.1992), entire document	1-20

☐ Further documents are listed in the continuation of Box C.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

08 March 2011 (08.03.2011)

Date of mailing of the international search report

06 APR 2011

Name and mailing address of the ISA/US

Mail Stop PCT, Attn: ISA/US, Commissioner for Patents
P.O. Box 1450, Alexandria, Virginia 22313-1450

Facsimile No. 571-273-3201

Authorized officer:

Lee W. Young

PCT Helpdesk: 571-272-4300
PCT OSP: 571-272-7774