(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization

International Bureau



(10) International Publication Number WO 2011/102228 A1

(43) International Publication Date 25 August 2011 (25.08.2011)

(51) International Patent Classification:
G11C 11/405 (2006.01) H01L 27/10 (2006.01)
G11C 11/407 (2006.01) H01L 27/108 (2006.01)
H01L 21/8242 (2006.01) H01L 27/115 (2006.01)

H01L 21/8247 (2006.01)

(21) International Application Number:

PCT/JP2011/052197

(22) International Filing Date:

27 January 2011 (27.01.2011)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

2010-035386 19 February 2010 (19.02.2010)

2010) JP


- (71) Applicant (for all designated States except US): SEMI-CONDUCTOR ENERGY LABORATORY CO., LTD. [JP/JP]; 398, Hase, Atsugi-shi, Kanagawa, 2430036 (JP).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): NAGATSUKA, Shuhei [JP/JP]; c/o SEMICONDUCTOR ENERGY LABORATORY CO., LTD., 398, Hase, Atsugi-shi,

Kanagawa, 2430036 (JP). KATO, Kiyoshi. MATSUZA-KI, Takanori. INOUE, Hiroki.

- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: SEMICONDUCTOR DEVICE AND DRIVING METHOD OF SEMICONDUCTOR DEVICE



(57) Abstract: ABSTRACT An object is to provide a semiconductor device with a novel structure, which can hold stored data even when not powered and which has an unlimited number of write cycles. A semiconductor device includes a memory cell including a widegap semiconductor, for example, an oxide semiconductor and the semiconductor device includes a potential conversion circuit which functions to output a potential lower than a reference potential for reading data from the memory cell. With the use of a widegap semiconductor, a semiconductor device capable of sufficiently reducing the off-state current of a transistor included in a memory cell and capable of holding data for a long time can be provided.

WO 2011/102228 A1

Published:

— with international search report (Art. 21(3))

DESCRIPTION

SEMICONDUCTOR DEVICE AND DRIVING METHOD OF SEMICONDUCTOR DEVICE

5

TECHNICAL FIELD

[0001]

The invention disclosed herein relates to a semiconductor device including a semiconductor element and a driving method of the semiconductor device.

10

15

25

30

BACKGROUND ART

[0002]

[0003]

Memory devices using semiconductor elements are broadly classified into two categories: a volatile memory device that loses stored data when not powered, and a nonvolatile memory device that holds stored data even when not powered.

A typical example of a volatile memory device is a dynamic random access memory (DRAM). A DRAM stores data in such a manner that a transistor included in a memory element is selected and electric charge is stored in a capacitor.

20 [0004]

> When data is read from a DRAM, electric charge in a capacitor is lost according to the above-described principle; thus, another writing operation is necessary every time data is read out. Moreover, a transistor included in a memory element has leakage current (off-state current) between a source and a drain in an off state or the like and electric charge flows into or out of the transistor even if the transistor is not selected, which makes a data holding period short. For that reason, writing operation (refresh operation) is necessary at predetermined intervals, and it is difficult to sufficiently reduce power consumption. Furthermore, since stored data is lost when power supply stops, another memory device utilizing a magnetic material or an optical material is needed in order to hold the data for a long time.

[0005]

Another example of a volatile memory device is a static random access memory

(SRAM). An SRAM holds stored data by using a circuit such as a flip-flop and thus does not need refresh operation, which is an advantage over a DRAM. However, cost per storage capacity is higher because a circuit such as a flip-flop is used. Moreover, as in a DRAM, stored data in an SRAM is lost when power supply stops.

[0006] 5

> A typical example of a nonvolatile memory device is a flash memory. A flash memory includes a floating gate between a gate electrode and a channel formation region in a transistor and stores data by holding charge in the floating gate. Therefore, a flash memory has advantages in that the data holding period is extremely long (semi-permanent) and refresh operation which is necessary to a volatile memory device is not needed (e.g., see Patent Document 1).

[0007]

10

15

20

25

However, in a flash memory, there is a problem in that a memory element becomes unable to function after a predetermined number of writing operations because a gate insulating layer included in the memory element deteriorates due to tunneling current generated in writing operations. In order to reduce effects of this problem, a method in which the number of writing operations is equalized among memory elements can be employed, for example, but a complex peripheral circuit is needed to realize this method. Moreover, even when such a method is employed, the fundamental problem of lifetime is not resolved. In other words, a flash memory is not suitable for applications in which data is frequently rewritten.

[8000]

In addition, high voltage is necessary in order to inject charge into the floating gate or removing the charge, and a circuit therefor is required. Further, it takes a relatively long time to inject or remove electric charge, and it is not easy to increase the speed of writing and erasing data.

[Reference]

[0009]

[Patent Document 1] Japanese Published Patent Application No. S57-105889

30

DISCLOSURE OF INVENTION

[0010]

PCT/JP2011/052197

In view of the foregoing problems, an object of one embodiment of the disclosed invention is to provide a semiconductor device with a novel structure, which can hold stored data even when not powered and which has an unlimited number of write cycles. [0011]

In the disclosed invention, a semiconductor device is formed using a material capable of sufficiently reducing the off-state current of a transistor, such as an oxide semiconductor material that is a widegap semiconductor. The use of a semiconductor material capable of sufficiently reducing the off-state current of a transistor allows data to be held for a long time.

10 [0012]

5

In the disclosed invention, a semiconductor device includes a memory cell formed using a widegap semiconductor, for example, and the semiconductor device includes a potential conversion circuit which functions to output a potential lower than a reference potential for reading data from the memory cell.

15 [0013]

20

25

30

More specifically, the following structures can be employed, for example. [0014]

An embodiment of the present invention is a semiconductor device which includes a write word line, a read word line, a bit line, a source line, a signal line, a memory cell array having a plurality of memory cells, a first driver circuit, a second driver circuit, and a potential conversion circuit. One of the memory cells includes a first transistor which includes a first gate electrode, a first source electrode, a first drain electrode, and a first channel formation region, a second transistor which includes a second gate electrode, a second source electrode, a second drain electrode, and a second channel formation region, and a capacitor. The first channel formation region includes a semiconductor material different from that of the second channel formation region. The first gate electrode, the second drain electrode, and one electrode of the capacitor are electrically connected to each other and form a node where electric charge is held. The first driver circuit is electrically connected to the first drain electrode through the bit line and electrically connected to the second source electrode through the signal line. The second driver circuit is electrically connected to the other electrode of the capacitor through the read word line and electrically connected to the second gate electrode through the write word line. The potential conversion circuit outputs a potential lower than a reference potential to the second driver circuit.

[0015]

5

10

15

20

30

An embodiment of the present invention is a semiconductor device which includes a write word line, a read word line, a bit line, a source line, a signal line, a memory cell array having a plurality of memory cells, a first driver circuit, a second driver circuit, and a potential conversion circuit. One of the memory cells includes a first transistor which includes a first gate electrode, a first source electrode, a first drain electrode, and a first channel formation region, a second transistor which includes a second gate electrode, a second source electrode, a second drain electrode, and a second channel formation region, and a capacitor. The first channel formation region includes a semiconductor material different from that of the second channel formation region. The first gate electrode, the second drain electrode, and one electrode of the capacitor are electrically connected to each other and form a node where electric charge is held. The first driver circuit is electrically connected to the first drain electrode through the bit line and electrically connected to the second source electrode through the signal line. The second driver circuit is electrically connected to the other electrode of the capacitor through the read word line and electrically connected to the second gate electrode through the write word line. The potential conversion circuit outputs a potential lower than a reference potential and a potential higher than a power supply potential to the second driver circuit.

[0016]

In any of the above semiconductor devices, the plurality of memory cells may be connected in parallel between the bit line and the source line.

25 [0017]

In any of the above semiconductor devices, the second channel formation region of the second transistor may include an oxide semiconductor.

[0018]

In any of the above semiconductor devices, the first driver circuit may include a delay circuit electrically connected to the signal line.

[0019]

In any of the above semiconductor devices, the second driver circuit may

include a level shift circuit electrically connected to the potential conversion circuit and the write word line or the read word line.

[0020]

5

15

20

25

30

Note that although, in the above embodiments, the transistor may be formed using an oxide semiconductor, the disclosed invention is not limited thereto. A material capable of realizing off-state current characteristics comparable to those of an oxide semiconductor, for example, a widegap material (specifically, a semiconductor material having an energy gap Eg of more than 3 eV, for example), such as silicon carbide, or the like may be employed.

10 [0021]

Note that the term such as "over" or "below" in this specification and the like does not necessarily mean that a component is placed "directly on" or "directly under" another component. For example, the expression "a gate electrode over a gate insulating layer" does not exclude the case where a component is placed between the gate insulating layer and the gate electrode. [0022]

In addition, the term such as "electrode" or "wiring" in this specification and the like does not limit a function of a component. For example, an "electrode" can be used as part of a "wiring", and the "wiring" can be used as part of the "electrode". Furthermore, the term "electrode" or "wiring" can include the case where a plurality of "electrodes" or "wirings" is formed in an integrated manner.

[0023]

Functions of a "source" and a "drain" are sometimes interchanged with each other when a transistor of opposite polarity is used or when the direction of current flowing is changed in circuit operation, for example. Therefore, the terms "source" and "drain" can be used to denote the drain and the source, respectively, in this specification and the like.

[0024]

Note that the term "electrically connected" in this specification and the like includes the case where components are connected through an "object having any electric function". There is no particular limitation on an object having any electric function as long as electric signals can be transmitted and received between components that are connected through the object.

[0025]

Examples of an "object having any electric function" are a switching element such as a transistor, a resistor, an inductor, a capacitor, and an element with a variety of functions, as well as an electrode and a wiring.

5 [0026]

Since the off-state current of a transistor including an oxide semiconductor is extremely small, stored data can be held for an extremely long period by using the transistor. In other words, refresh operation becomes unnecessary or the frequency of the refresh operation can be extremely low, which leads to a sufficient reduction in power consumption. Moreover, stored data can be held for a long period even when power is not supplied (note that the potential is preferably fixed).

[0027]

10

15

20

25

Further, a semiconductor device according to the disclosed invention does not need high voltage for data writing and does not have the problem of element deterioration. For example, unlike a conventional nonvolatile memory, it is not necessary to inject and extract electrons into and from a floating gate, and thus a problem such as deterioration of a gate insulating layer does not arise at all. That is, the semiconductor device according to the disclosed invention has no limitation on the number of times data can be rewritten, which is a problem of a conventional nonvolatile memory, and the reliability thereof is drastically improved. Furthermore, since data is written by turning on or off the transistor, high-speed operation can be easily realized. Additionally, there is an advantage in that operation for erasing data is not needed.

Since a transistor including a material other than an oxide semiconductor can operate at sufficiently high speed, when this is combined with a transistor including an oxide semiconductor, a semiconductor device can perform operation (e.g., data reading) at sufficiently high speed. Further, a transistor including a material other than an oxide semiconductor can favorably realize a variety of circuits (e.g., a logic circuit or a driver circuit) which needs to operate at high speed.

30 [0029]

A semiconductor device having a novel feature can be realized by being provided with both the transistor including a material other than an oxide semiconductor

(in other words, a transistor capable of operating at sufficiently high speed) and the transistor including an oxide semiconductor (in other words, a transistor whose off-state current is sufficiently small).

5 BRIEF DESCRIPTION OF DRAWINGS

[0030]

15

20

25

30

FIGS. 1A-1, 1A-2, and 1B are circuit diagrams of a semiconductor device.

FIGS. 2A and 2B are circuit diagrams of a semiconductor device.

FIG. 3 is a timing chart.

FIG. 4 is a circuit diagram of a semiconductor device.

FIGS. 5A and 5B are circuit diagrams of a semiconductor device.

FIGS. 6A to 6D are circuit diagrams of a semiconductor device.

FIGS. 7A and 7B are circuit diagrams of a semiconductor device.

FIG. 8 is a circuit diagram of a semiconductor device.

FIGS. 9A and 9B are circuit diagrams of a semiconductor device.

FIGS. 10A and 10B are a cross-sectional view and a plan view of a semiconductor device.

FIGS. 11A to 11D are cross-sectional views illustrating a manufacturing process of a semiconductor device.

FIGS. 12A to 12C are cross-sectional views illustrating a manufacturing process of a semiconductor device.

FIGS. 13A to 13D are cross-sectional views illustrating a manufacturing process of a semiconductor device.

FIGS. 14A to 14C are cross-sectional views illustrating a manufacturing process of a semiconductor device.

FIGS. 15A to 15F each illustrate an electronic device including a semiconductor device.

FIG. 16 is a graph showing characteristics of a transistor including an oxide semiconductor.

FIG. 17 is a circuit diagram of an element for evaluating characteristics of a transistor including an oxide semiconductor.

FIG. 18 is a timing chart of an element for evaluating characteristics of a

transistor including an oxide semiconductor.

FIG. 19 is a graph showing characteristics of a transistor including an oxide semiconductor.

FIG. 20 is a graph showing characteristics of a transistor including an oxide semiconductor.

FIG. 21 is a graph showing characteristics of a transistor including an oxide semiconductor.

FIGS. 22A to 22C are graphs showing examination results of memory window widths.

FIGS. 23A to 23C are circuit diagrams of a semiconductor device.

FIG. 24 is a circuit diagram of a semiconductor device.

FIG. 25 is a circuit diagram of a semiconductor device.

BEST MODE FOR CARRYING OUT THE INVENTION

15 [0031]

5

10

20

25

30

Examples of embodiments of the present invention will be described below with reference to the drawings. Note that the present invention is not limited to the following description and it will be readily appreciated by those skilled in the art that the modes and details of the present invention can be modified in various ways without departing from the spirit and the scope thereof. Therefore, the present invention should not be interpreted as being limited to the description in the following embodiments.

[0032]

Note that the position, size, range, or the like of each component illustrated in drawings and the like is not accurately represented in some cases for easy understanding. Therefore, the disclosed invention is not necessarily limited to the position, size, range, or the like as disclosed in the drawings and the like.

[0033]

Note that ordinal numbers such as "first", "second", and "third" in this specification and the like are used in order to avoid confusion among components, and the terms do not limit the components numerically.

[0034]

(Embodiment 1)

In this embodiment, a circuit structure and an operation of a semiconductor device according to one embodiment of the disclosed invention will be described with reference to FIGS. 1A-1, 1A-2, and 1B, FIGS. 2A and 2B, FIG. 3, FIG. 4, FIGS. 5A and 5B, FIGS. 6A to 6D, FIGS. 7A and 7B, FIG. 8, and FIGS. 9A and 9B. Note that in some circuit diagrams mentioned below, "OS" is written beside a transistor in order to indicate that the transistor includes an oxide semiconductor.

[0035]

5

10

15

20

25

First, a basic circuit structure and an operation thereof will be described with reference to FIGS. 1A-1, 1A-2, and 1B. In a semiconductor device illustrated in FIG. 1A-1, a first wiring (1st Line) is electrically connected to a source electrode (or a drain electrode) of a transistor 160. A second wiring (2nd Line) is electrically connected to the drain electrode (or the source electrode) of the transistor 160. A third wiring (3rd Line) is electrically connected to a source electrode (or a drain electrode) of a transistor 162. A fourth wiring (4th Line) is electrically connected to a gate electrode of the transistor 162. Furthermore, a gate electrode of the transistor 160 and the drain electrode (or the source electrode) of the transistor 162 are electrically connected to one electrode of a capacitor 164. A fifth wiring (5th Line) is electrically connected to the other electrode of the capacitor 164.

[0036]

Here, a transistor including an oxide semiconductor is used as the transistor 162, for example. A transistor including an oxide semiconductor has a characteristic of a significantly small off-state current. For that reason, a potential of the gate electrode of the transistor 160 can be held for an extremely long period by turning off the transistor 162. By providing the capacitor 164, holding of charge applied to the gate electrode of the transistor 160 and reading of data held can be performed more easily.

[0037]

Note that there is no particular limitation on the transistor 160. In terms of increasing the speed of reading data, it is preferable to use a transistor with high switching speed such as a transistor formed using single crystal silicon, for example.

30 [0038]

Alternatively, a structure in which the capacitor 164 is not provided is also possible as illustrated in FIG. 1B.

[0039]

The semiconductor device in FIG. 1A-1 utilizes a characteristic in which the potential of the gate electrode of the transistor 160 can be held, and can thus write, hold, and read data as follows.

5 [0040]

10

15

20

25

30

First of all, writing and holding of data will be described. First, the potential of the fourth wiring is set to a potential at which the transistor 162 is turned on, so that the transistor 162 is turned on. Accordingly, the potential of the third wiring is supplied to the gate electrode of the transistor 160 and to the capacitor 164. That is, predetermined charge is supplied to the gate electrode of the transistor 160 (writing). Here, one of two kinds of charges providing different potentials (hereinafter, a charge providing a low potential is referred to as charge Q_L and a charge providing a high potential is referred to as charge Q_H) is applied. Note that charges providing three or more different potentials may be applied to improve storage capacity. After that, the potential of the fourth wiring is set to a potential at which the transistor 162 is turned off, so that the transistor 162 is turned off. Thus, the charge supplied to the gate electrode of the transistor 160 is held (holding).

[0041]

Since the off-state current of the transistor 162 is significantly small, the charge of the gate electrode of the transistor 160 is held for a long time.

[0042]

Next, reading of data will be described. By supplying an appropriate potential (reading potential) to the fifth wiring while a predetermined potential (a constant potential) is supplied to the first wiring, the potential of the second wiring varies depending on the amount of charge held at the gate electrode of the transistor 160. This is generally because, when the transistor 160 is an n-channel transistor, an apparent threshold voltage V_{th_H} in the case where Q_H is supplied to the gate electrode of the transistor 160 is lower than an apparent threshold voltage V_{th_L} in the case where Q_L is supplied to the gate electrode of the transistor 160. Here, an apparent threshold voltage refers to the potential of the fifth wiring, which is needed to turn on the transistor 160. Thus, the potential of the fifth wiring is set to a potential V_0 intermediate between V_{th_H}

and V_{th_L} , whereby charge supplied to the gate electrode of the transistor 160 can be determined. For example, in the case where Q_H is supplied in writing, when the potential of the fifth wiring is V_0 (> V_{th_H}), the transistor 160 is turned on. In the case where Q_L is supplied in writing, even when the potential of the fifth wiring is V_0 (< V_{th_L}), the transistor 160 remains off. Therefore, the data held can be read by measuring the potential of the second wiring.

[0043]

5

10

15

20

25

30

Note that in the case where memory cells are arrayed to be used, it is necessary that only data of a desired memory cell can be read. When data of a predetermined memory cell is read and data of the other memory cells is not read, in the case where the transistors 160 are connected in parallel among the memory cells, fifth wirings in memory cells that are not a target for reading are supplied with a potential at which the transistors 160 are turned off regardless of the state of the gate electrodes, that is, a potential lower than V_{th_H} . On the other hand, in the case where the transistors 160 are connected in series among the memory cells, fifth wirings in memory cells that are not a target for reading are supplied with a potential at which the transistors 160 are turned on regardless of the state of the gate electrodes, that is, a potential higher than V_{th_L} . [0044]

Next, rewriting of data will be described. Rewriting of data is performed in a manner similar to that of the writing and holding of data. In other words, the potential of the fourth wiring is set to a potential at which the transistor 162 is turned on, so that the transistor 162 is turned on. Accordingly, the potential of the third wiring (a potential for new data) is supplied to the gate electrode of the transistor 160 and to the capacitor 164. After that, the potential of the fourth wiring is set to a potential at which the transistor 162 is turned off, so that the transistor 162 is turned off. Accordingly, charge for new data is supplied to the gate electrode of the transistor 160.

In the semiconductor device according to the disclosed invention, data can be directly rewritten by another writing of data as described above. Therefore, extraction of charge from a floating gate with the use of a high voltage which is necessary for a flash memory or the like is not needed, and thus a decrease in operation speed due to erasing

operation can be suppressed. In other words, high-speed operation of the semiconductor device can be realized.

[0046]

5

10

15

20

25

30

Note that the drain electrode (or the source electrode) of the transistor 162 is electrically connected to the gate electrode of the transistor 160 and therefore has a function similar to that of a floating gate of a floating gate transistor used for a nonvolatile memory element. A portion where the drain electrode (or the source electrode) of the transistor 162 is electrically connected to the gate electrode of the transistor 160 is called a node FG in some cases. When the transistor 162 is turned off, the node FG can be regarded as being embedded in an insulator and thus charge is held at the node FG. The off-state current of the transistor 162 including an oxide semiconductor is smaller than or equal to 1/100000 of the off-state current of a transistor including a silicon semiconductor or the like; thus, loss of the charge accumulated in the node FG due to leakage in the transistor 162 is negligible. That is, with the transistor 162 including an oxide semiconductor, a nonvolatile memory device which can hold data without being supplied with power can be realized.

[0047]

For example, when the off-state current of the transistor 162 at room temperature (25 °C) is 10 zA (1 zA (zeptoampere) is 1×10^{-21} A) or less and the capacitance of the capacitor 164 is approximately 10 fF, data can be held for 10^4 seconds or longer. It is needless to say that the holding time depends on transistor characteristics and capacitance.

[0048]

Further, the semiconductor device according to the disclosed invention does not have the problem of deterioration of a gate insulating film (tunnel insulating film), which has been a problem of a conventional floating gate transistor. That is, the problem of deterioration of a gate insulating film due to injection of electrons into a floating gate, which is a conventional problem, can be solved. This means that there is no limit on the number of write cycles in principle. Furthermore, a high voltage needed for writing or erasing in a conventional floating gate transistor is not necessary.

[0049]

Components such as transistors in the semiconductor device in FIG. 1A-1 can be

regarded as including resistors and capacitors as illustrated in FIG. 1A-2. That is, in FIG. 1A-2, the transistor 160 and the capacitor 164 are each regarded as including a resistor and a capacitor. R1 and C1 denote the resistance and the capacitance of the capacitor 164, respectively. The resistance R1 corresponds to the resistance of the insulating layer included in the capacitor 164. R2 and C2 denote the resistance and the capacitance of the transistor 160, respectively. The resistance R2 corresponds to the resistance of the gate insulating layer at the time when the transistor 160 is turned on. The capacitance C2 corresponds to a so-called gate capacitance (capacitance formed between the gate electrode and the source or drain electrode, and capacitance formed between the gate electrode and the channel formation region).

5

10

15

20

25

30

A charge holding period (also referred to as a data holding period) is determined mainly by the off-state current of the transistor 162 under the conditions where the gate leakage current of the transistor 162 is sufficiently small and R1 and R2 satisfy R1 \geq ROS (R1 is greater than or equal to ROS) and R2 \geq ROS (R2 is greater than or equal to ROS), where ROS is the resistance (also referred to as effective resistance) between the source electrode and the drain electrode in a state where the transistor 162 is turned off. [0051]

On the other hand, in the case where the above conditions are not satisfied, it is difficult to secure a sufficient holding period even if the off-state current of the transistor 162 is sufficiently small. This is because a leakage current other than the off-state current of the transistor 162 (e.g., a leakage current generated between the source electrode and the gate electrode of the transistor 160) is large. Accordingly, it can be said that the semiconductor device disclosed in this embodiment preferably satisfies the above relationships of R1 \geq ROS (R1 is greater than or equal to ROS) and R2 \geq ROS (R2 is greater than or equal to ROS).

Meanwhile, it is desirable that C1 and C2 satisfy $C1 \ge C2$ (C1 is greater than or equal to C2). This is because if C1 is large, when the potential of the node FG is controlled by the fifth wiring, the potential of the fifth wiring can be efficiently supplied to the node FG and the difference between potentials supplied to the fifth wiring (e.g., a

reading potential and a non-reading potential) can be kept small. [0053]

When the above relationships are satisfied, a more favorable semiconductor device can be realized. Note that R1 and R2 depend on the gate insulating layer of the transistor 160 and the insulating layer of the capacitor 164. The same applies to C1 and C2. Therefore, the material, the thickness, and the like of the gate insulating layer are preferably set as appropriate to satisfy the above relationships.

[0054]

In the semiconductor device described in this embodiment, the node FG has a function similar to a floating gate of a floating gate transistor of a flash memory or the like, but the node FG of this embodiment has a feature which is essentially different from that of the floating gate of the flash memory or the like.

[0055]

In the case of a flash memory, since a high potential is applied to a control gate, it is necessary to keep a proper distance between cells in order to prevent the potential of the control gate from affecting a floating gate of an adjacent cell. This is one factor inhibiting higher integration of the semiconductor device. The factor is attributed to a basic principle of a flash memory, in which a tunneling current is generated by applying a high electric field.

20 [0056]

5

10

15

25

30

On the other hand, the semiconductor device according to this embodiment is operated by switching of a transistor including an oxide semiconductor and does not use the above-described principle of charge injection by a tunneling current. That is, a high electric field for charge injection is not necessary, unlike a flash memory. Accordingly, it is not necessary to consider an influence of a high electric field from a control gate on an adjacent cell, and this facilitates higher integration.

In addition, the semiconductor device according to this embodiment is advantageous over a flash memory also in that a high electric field is not necessary and a large peripheral circuit (such as a step-up circuit) is not necessary. For example, the highest voltage applied to the memory cell according to this embodiment (the difference between the highest potential and the lowest potential applied to respective terminals of

the memory cell at the same time) can be 5 V or less, preferably 3 V or less, in each memory cell in the case where data of two stages (one bit) is written.

[0058]

In the case where the relative permittivity $\varepsilon r1$ of the insulating layer forming the capacitor 164 is different from the relative permittivity $\varepsilon r2$ of the gate insulating layer forming the transistor 160, it is easy to satisfy $C1 \ge C2$ (C1 is greater than or equal to C2) while satisfying $2 \cdot S2 \ge S1$ ($2 \cdot S2$ is greater than or equal to S1), desirably $S2 \ge S1$ (S2 is greater than or equal to S1), where S1 is the area of the capacitor 164 and S2 is the area having the gate capacitance in transistor 160. Specifically, for example, a film including a high-k material such as hafnium oxide or a stack of a film including a high-k material such as hafnium oxide and a film including an oxide semiconductor is used for the insulating layer forming the capacitor 164 so that $\varepsilon r1$ can be set to 10 or more, preferably 15 or more, and silicon oxide is used for the gate insulating layer forming the transistor 160 so that $\varepsilon r1$ is greater than or equal to 3 and less than or equal to 4).

[0059]

5

10

15

20

25

A combination of such structures enables further higher integration of the semiconductor device according to the disclosed invention.

[0060]

Note that in addition to higher integration, a multilevel technique can be employed in order to increase the storage capacity of the semiconductor device. For example, three or more levels of data are written to one memory cell, whereby the storage capacity can be increased as compared to the case where two-level (one-bit) data is written. The multilevel technique can be achieved by, for example, supplying charge Q to the gate electrode of the transistor 160, in addition to charge Q_L providing a low potential and charge Q_H providing a high potential. In this case, enough storage capacity can be ensured even in a circuit structure with a relatively large scale (e.g., 15 F² to 50 F²; F is the minimum feature size).

[0061]

30 < Application Example 1>

Next, a more specific circuit structure to which the circuit illustrated in FIGS.

1A-1, 1A-2, and 1B is applied and an operation thereof will be described with reference to FIGS. 2A and 2B, FIG. 3, FIG. 4, FIGS. 5A and 5B, and FIGS. 6A to 6D. [0062]

FIGS. 2A and 2B are an example of a circuit diagram of a semiconductor device including $(m \times n)$ memory cells 170. The structure of the memory cells 170 in FIGS. 2A and 2B is similar to that in FIG. 1A-1. That is, the second wiring in FIG. 1A-1 corresponds to a bit line BL in FIG. 2B; the third wiring in FIG. 1A-1, a signal line S in FIG. 2B; the fourth wiring in FIG. 1A-1, a write word line WWL in FIG. 2B; and the fifth wiring in FIG. 1A-1, a read word line RWL in FIG. 2B. Note that in FIG. 2A, a source line which is the first wiring in FIG. 1A-1 is omitted in FIG. 2A. [0063]

10

15

20

25

30

The semiconductor device in FIG. 2A includes m (m is an integer greater than or equal to 2) write word lines WWL, m read word lines RWL, n (n is an integer greater than or equal to 2) bit lines BL, n signal lines S, a memory cell array having memory cells 170 arranged in a matrix of m (rows) (in the vertical direction) \times n (columns) (in the horizontal direction), a potential conversion circuit 180, a first driver circuit 190 connected to the n bit lines BL and the n signal lines S, and a second driver circuit 192 connected to the m write word lines WWL and the m read word lines RWL. Here, the potential conversion circuit 180 is connected to the second driver circuit 192 through a wiring VLL and outputs a potential (a low potential: VL) lower than a reference potential (e.g., a ground potential GND) to the second driver circuit 192. Note that although the structure in which a wiring WRITE and a wiring READ are connected to the potential conversion circuit 180 is employed in this embodiment so as to convert output potentials of the second driver circuit 192 to WWL and RWL in accordance with the output of the first driver circuit 190, the disclosed invention is not limited to this structure. A structure in which the potential conversion circuit 180, the first driver circuit 190, and the second driver circuit 192 are not connected by the wiring WRITE and the wiring READ may be employed. [0064]

In addition, address selection signal lines A are connected to the second driver circuit 192. The address selection signal lines A are wirings which transmit a signal

for selecting a row address of memory cells. [0065]

5

10

15

20

25

30

FIG. 24 illustrates an example of specific structures of the first driver circuit 190 and the second driver circuit 192 of the semiconductor device illustrated in FIGS. 2A and 2B. Note that the structures of the first driver circuit 190 and the second driver circuit 192 are not limited to this example.

[0066]

In FIG. 24, the first driver circuit 190 includes a control circuit 202 connected to an input terminal from which a signal is input to the control circuit, a delay circuit 204 connected to the control circuit 202, a buffer circuit 206 connected to the delay circuit 204 and the signal line S, a reading circuit 208 connected to the bit line, and an output terminal from which a signal from the reading circuit is output.

In addition, in FIG. 24, the second driver circuit 192 includes a decoder 210 connected to the address selection signal line A, a control circuit 212 connected to the decoder 210, step-down level shifters 214L1, 214L2, and 214L3 connected to the control circuit 212, a buffer circuit 216 connected to the write word line WWL, and a buffer circuit 218 connected to the read word line RWL. The step-down level shifters 214L1, 214L2, and 214L3 included in the second driver circuit 192 convert the amplitude of a signal with the use of the potential VL converted in the potential conversion circuit 180. Here, VL or VDD is output to the write word line WWL, and VL or GND is output to the read word line RWL.

Data writing, holding, and reading in the semiconductor device illustrated in FIGS. 2A and 2B are basically similar to the case of FIGS. 1A-1, 1A-2, and 1B. A specific writing operation is described below. Note that although the case where either a potential V1 (a potential lower than a power supply potential VDD) or a ground potential GND is supplied to the node FG is described here as an example, the relationship among potentials supplied to the node FG is not limited to this example. Data that is held when the potential V1 is supplied to the node FG is referred to as data "1", and data that is held when the ground potential GND is supplied to the node FG is referred to as data "0".

[0069]

First, for data writing, the memory cell 170 that is a target for writing is selected by setting the potentials of the read word line RWL and the write word line WWL, which are connected to the memory cell 170 that is the target for writing, to GND and VDD, respectively.

[0070]

5

.10

15

20

25

30

In the case of writing data "0" to the memory cell 170, GND is supplied to the signal line S. In the case of writing data "1" to the memory cell 170, a potential higher than that for data "1" by the threshold voltage of the transistor 162 is supplied to the signal line S in consideration of a potential decrease in the transistor 162 by its threshold voltage.

[0071]

Data is held by setting the potential of the read word line RWL and the potential of the write word line WWL to the potential VL lower than 0 V or GND (e.g., a potential lower than GND by VDD).

[0072]

When the potential of the read word line RWL is decreased to VL from GND, the potential of the node FG is decreased by GND – VL (GND – VL = VDD) by capacitive coupling with the capacitor 164. Therefore, when V1 for data "1" is supplied to the node FG, the potential of the node FG is decreased by GND – VL (GND – VL = VDD) to V1 – (GND – VL) (V1 – (GND – VL) = V1 – VDD). When GND for data "0" is supplied to the node FG, the potential of the node FG is decreased by GND – VL (GND – VL = VDD) to VL.

[0073]

Because VL is supplied to the write word line WWL, the transistor 162 is turned off regardless of whether data "1" or data "0" is written. Because the off-state current of the transistor 162 is significantly small, the charge of the gate electrode of the transistor 160 is held for a long time.

[0074]

Data is read by setting the potentials of the read word lines RWL and the write word lines WWL to GND and VL, respectively.

[0075]

5

10

15

20

25

30

When the potential of the read word line RWL is increased to GND from VL, the potential of the node FG is increased by GND – VL (= VDD) by capacitive coupling with the capacitor 164. Therefore, when V1 for data "1" is supplied to the node FG, the potential of the node FG is increased by GND – VL (GND – VL = VDD) to V1, and when GND for data "0" is supplied to the node FG, the potential of the node FG is increased by GND – VL (GND – VL = VDD) to GND. [0076]

By the above reading operation, if data "1" is written to the memory cell 170, the transistor 160 is turned on and the potential of the bit line BL is decreased. If data "0" is written, the transistor 160 is turned off and the potential of the bit line BL is maintained at the level at the beginning of reading or is raised.

[0077]

As an example of the potential conversion circuit 180, a step-down circuit can be used. An example of a four-stage step-down circuit is illustrated in FIG. 4. In FIG. 4, a ground potential GND is supplied to an input terminal (here, referring to a source terminal or a drain terminal which is not connected to a gate terminal) of a first transistor 1400. An output terminal (here, referring to the source terminal or the drain terminal which is connected to the gate terminal) of the first transistor 1400 is connected to an input terminal of a second transistor 1410 and one terminal of a first capacitor 1450. Similarly, an output terminal of the second transistor 1410 is connected to an input terminal of a third transistor 1420 and one terminal of a second capacitor 1460. Connections in the following stages are similar to the above, and therefore, detailed explanation is omitted. However, the connection can be represented as follows: an output terminal of an n-th transistor is connected to one terminal of an n-th capacitor (n: a natural number). In FIG. 4, an output terminal of a transistor of the last stage is connected to a transistor 1490 that is connected to a ground potential GND; however, the disclosed invention is not limited to this structure. For example, a structure in which a capacitor connected to a ground potential GND is additionally provided may be employed. Note that in FIG. 4, an output of a fifth transistor 1440 is an output VL of the step-down circuit.

[0078]

In addition, a clock signal CP_CLK is input to the other terminal of the second capacitor 1460 and the other terminal of a fourth capacitor 1480. An inverted clock signal CP_CLKB obtained by inverting the clock signal CP_CLK is input to the other terminal of the first capacitor 1450 and the other terminal of a third capacitor 1470. That is, the clock signal CP_CLK is input to the other terminal of a 2*k*-th capacitor and the inverted clock signal CP_CLKB is input to the other terminal of a (2*k*-1)-th capacitor (*k*: a natural number). It is needless to say that the clock signal CP_CLKB and the inverted clock signal CP_CLKB can be interchanged.

10 [0079]

5

15

20

25

30

When the clock signal CP_CLK is low, that is, when the inverted clock signal CP_CLKB is high, the potential of the node N1 is temporarily raised by capacitive coupling with the first capacitor 1450, which causes the first transistor 1400 to be turned on and the voltage of the node N1 to be gradually decreased. After the voltage of the node N1 is dropped to a predetermined voltage (a voltage approximately equal to GND), the first transistor 1400 is turned off and the node N1 is in a floating state.

Next, the clock signal CP_CLK is high (in other words, the inverted clock signal CP_CLKB is low), the first transistor 1400 remains off, and the voltage applied to the other electrode of the first capacitor 1450 is changed. Thus, the voltage of the node N1 is dropped by a difference between high and low potentials of the clock signal CP_CLK.

[0081]

Furthermore, by a drop of the voltage of the node N1, the second transistor 1410 is turned on and the voltage of the node N2 is dropped to a voltage which is approximately equal to the voltage of the node N1. After the voltage of the node N2 is dropped to a predetermined voltage, the second transistor 1410 is turned off and the node N2 is in a floating state.

[0082]

Next, the clock signal CP_CLK is low (in other words, the inverted clock signal CP_CLKB is high), the second transistor 1410 remains off, and the voltage

PCT/JP2011/052197

applied to the other electrode of the second capacitor 1460 is changed. Thus, the voltage of the node N2 is dropped by a difference between high and low potentials of the clock signal CP CLK.

[0083]

5

15

20

25

Furthermore, by a drop of the voltage of the node N2, the third transistor 1420 is turned on, and the voltage of the node N3 is dropped to a voltage which is approximately equal to the voltage of the node N2. After the voltage of the node N3 is dropped to a predetermined voltage, the third transistor 1420 is turned off and the node N3 is in a floating state.

10 [0084]

> Furthermore, the fourth and fifth transistors and capacitors, which follow the third transistor and capacitor, sequentially operate in a manner similar to the above transistors and capacitors as the clock signal CP CLK or the inverted clock signal CP CLKB periodically becomes high or low. The voltage of each of the nodes is gradually dropped. In this manner, the step-down circuit illustrated in FIG. 4 can drop a voltage from GND to VL. Note that the step-down circuit is not limited to a four-stage step-down circuit. The number of stages of the step-down circuit can be changed as appropriate.

[0085]

Note that with the use of a transistor including an oxide semiconductor with favorable off-state current characteristics as a transistor included in the step-down circuit, the voltage of each node can be held for a longer time. [0086]

In addition, a signal whose amplitude is converted by the level shifters (step-down level shift circuits) included in the second driver circuit 192 with the use of a potential converted in the potential conversion circuit 180 is output to the memory cells 170 through the read word line RWL. [0087]

FIGS. 5A and 5B each illustrate an example of a diagram of a step-down level shift circuit. The level shifter illustrated in FIG. 5A has the following structure. A 30 source terminal of a first p-type transistor 1100 and a source terminal of a second p-type transistor 1130 are both electrically connected to a power source which supplies a potential VDD. A drain terminal of the first p-type transistor 1100 is electrically connected to a drain terminal of a first n-type transistor 1110 and a gate terminal of a fourth n-type transistor 1150. A drain terminal of the second p-type transistor 1130 is electrically connected to a drain terminal of a third n-type transistor 1140 and a gate terminal of a second n-type transistor 1120. A source terminal of the second n-type transistor 1120 and a source terminal of the fourth n-type transistor 1150 are both electrically connected to a power source which supplies a potential VL. [0088]

5

10

15

20

25

30

In FIG. 5A, an input signal (I) is input to a gate terminal of the first p-type transistor 1100 and a gate terminal of the first n-type transistor 1110, and an inverted signal (IB) of the input signal is input to a gate terminal of the second p-type transistor 1130 and a gate terminal of the third n-type transistor 1140. An output signal (O) is taken out from the gate terminal side of the second n-type transistor 1120. In addition, an inverted signal (OB) of the output signal can be taken out from the gate terminal side of the fourth n-type transistor 1150.

A basic operation of the level shifter illustrated in FIG. 5A will be described. When the input signal (I) is high, the first p-type transistor 1100 is turned off and the first n-type transistor 1110 is turned on. On the other hand, at that time, the inverted signal (IB) of the input signal is low. Thus, the second p-type transistor 1130 is turned on and the potential VDD is input to the gate terminal of the second n-type transistor 1120. Thus, the second n-type transistor 1120 is turned on and the output signal (O) is high. At that time, the potential is VDD. In addition, both the second n-type transistor 1120 and the first n-type transistor 1110 are turned on. Thus, the potential VL is input to the gate terminal of the fourth n-type transistor 1150 and the inverted signal (OB) of the output signal is low. At that time, the potential is VL. [0090]

When the potential of the input signal (I) is low, the transistors of the level shifter illustrated in FIG. 5A operate in a manner opposite to the above; the output signal (O) is low, and at that time, the potential is VL.

[0091]

In this manner, the output signal (O) whose amplitude is converted with respect to the input signal can be obtained. In other words, the level shifter illustrated in FIG. 5A can convert the difference between high and low potentials of the input signal (I) into the difference between high and low potentials of the output signal (O).

5 [0092]

10

15

20

30

FIG. 5B illustrates an example of a circuit diagram of a step-down level shift circuit which is different from that in FIG. 5A. A structure of the level shifter illustrated in FIG. 5B is as follows. A source terminal of a first p-type transistor 1160 and a source terminal of a second p-type transistor 1180 are both electrically connected to a power source which supplies a potential VDD. A drain terminal of the first p-type transistor 1160 is electrically connected to a drain terminal of a first n-type transistor 1170 and a gate terminal of a second n-type transistor 1190, and a drain terminal of the second p-type transistor 1180 is electrically connected to a drain terminal of the second n-type transistor 1190 and a gate terminal of the first n-type transistor 1170. IN addition, a source terminal of the first n-type transistor 1170 and a source terminal of the second n-type transistor 1190 are both electrically connected to a power source which supplies a potential VL.

In FIG. 5B, an input signal (I) is input to a gate terminal of the first p-type transistor 1160, and an inverted signal (IB) of the input signal is input to a gate terminal of the second p-type transistor 1180. An output signal (O) is taken out from the gate terminal side of the first n-type transistor 1170. In addition, an inverted signal (OB) of the output signal can be taken out from the gate terminal side of the second n-type transistor 1190.

25 [0094]

A basic operation of the level shifter illustrated in FIG. 5B will be described. When the input signal (I) is high, the first p-type transistor 1160 is turned off, and on the other hand, because the inverted signal (IB) of the input signal is low at that time, the second p-type transistor 1180 is turned on. Therefore, the potential VDD is input to the gate terminal of the first n-type transistor 1170. Thus, the first n-type transistor 1170 is turned on and the output signal (O) is high. At that time, the potential is VDD. In addition, the first n-type transistor 1170 is turned on. Thus, the potential VL is input

to the gate terminal of the second n-type transistor 1190 and the inverted signal (OB) of the output signal is low. At that time, the potential is VL.

[0095]

When the potential of the input signal (I) is low, the transistors of the level shifter illustrated in FIG. 5B operate in a manner opposite to the above; the output signal (O) is low, and at that time, the potential is VL.

[0096]

In this manner, the output signal (O) whose amplitude is converted with respect to the input signal can be obtained. In other words, the level shifter illustrated in FIG. 5B can convert the difference between high and low potentials of the input signal (I) into the difference between high and low potentials of the output signal (O). [0097]

FIG. 3 is an example of a timing chart for more detailed operations of the semiconductor device in FIGS. 2A and 2B. READ, A, and the like in the timing chart denote the lines to which the potentials in the timing chart are applied. Lines having a similar function are distinguished by "_1", "_2", and the like added to the end of their names. Note that for the sake of simplicity, the semiconductor device described here is an example where the memory cells 170 are arranged in 2 (rows) × 2 (columns), but the disclosed invention is not limited to this example.

20 [0098]

5

10

15

25

30

The timing chart in FIG. 3 shows the relationship among the potentials of the lines in the case where data "1" is written to all the memory cells (Writing 1), then the written data in all the memory cells is read out (Reading 1), then data "1" is written to the memory cells in the first row and the first column and in the second row and the second column while data "0" is written to the memory cells in the first row and the second column and in the second row and the first column (Writing 2), and then the written data in all the memory cells is read out (Reading 2).

In Writing 1, a condition where data can be written to the memory cells is produced by setting WRITE at a high potential and READ at a low potential. The second driver circuit 192 outputs a row selection signal to RWL and WWL in

PCT/JP2011/052197

accordance with the potential of A. Here, in the case where A is at a high potential, a target row is selected. In addition, RWL and WWL of a row selected are set to a high potential.

[0100]

5

10

15

20

25

30

In Writing 1, data "1" is written to all the memory cells; therefore, S 1 and S 2 are set to a high potential in accordance with the timing of row selection. Note that the period for signal input to S 1 and S 2 is set as long as or longer than the period for signal input to RWL and WWL. Alternatively, the signal input to S 1 and S 2 is delayed relative to the signal input to WWL. This is because there is a possibility that writing to memory cells may be insufficient if the period for signal input to S 1 and S 2 is short. In order to realize the operation, a delay circuit is connected to S_1 and S_2 and the signal input to S 1 and S 2 is delayed relative to the signal input to WWL, for example. Alternatively, the signal input to S_1 and S 2 is delayed relative to the signal input to WWL by setting the channel length of transistors of buffer circuits connected to S 1 and S 2 larger than the channel length of a transistor of the buffer circuit connected to WWL. Alternatively, the signal input to S 1 and S 2 is delayed relative to the signal input to WWL by setting the channel width of transistors of the buffer circuit connected to S 1 and S 2 smaller than the channel width of a transistor of the buffer circuit connected to WWL. Note that the potentials of BL 1 and BL 2 are not an issue at the time of writing (the potentials may be either a high potential or a low potential).

[0101]

In Reading 1, a condition where data can be read from the memory cells is produced by setting READ at a high potential and WRITE at a low potential. The second driver circuit 192 outputs a row selection signal to RWL and WWL in accordance with the potential of A. Here, in the case where A is at a low potential, a signal for selecting the first row is output, and in the case where A is at a high potential, a signal for selecting the second row is output. In addition, RWL of a row selected is at a high potential, and WWL is at a low potential regardless of whether it is in a selected row or not.

[0102]

By the above operation, potentials in accordance with data held by memory cells of a row selected are supplied to BL_1 and BL_2. Note that the potentials of S_1 and S_2 are not an issue at the time of reading.

[0103]

5

10

20

The relationship among the potentials of the lines in Writing 2 is similar to that in Writing 1. Note that S_1 and S_2 are set to a high potential or a low potential in accordance with the timing of row selection in order to write data "1" to the memory cells in the first row and the first column and in the second row and the second column and in order to write data "0" to the memory cells in the first row and the second column and in the second row and the first column.

[0104]

The relationship among the potentials of the lines in Reading 2 is similar to that in Reading 1. It is confirmed that the potential corresponding to the data held in the memory cells in the selected row is applied to the BL_1 and the BL_2.

15 [0105]

[0106]

Note that in order to delay the signal that is input to the signal line S relative to the signal that is input to the write word line WWL in the above writing operations, one of delay circuits illustrated in FIGS. 6A to 6D is preferably provided in the first driver circuit 190 and connected to the signal line S, for example. By connecting the delay circuit and the signal line S, a change in potential of the signal line S can be delayed relative to a change in potential of the write word line WWL, and errors in writing data to the memory cell 170 can be reduced.

As an example of the delay circuit, a circuit in which an even number of inverters are connected in series as illustrated in FIG. 6A can be used. Alternatively, the delay circuit may have a structure in which a capacitor is added to an even number of inverters connected in series as illustrated in FIG. 6B or a structure in which a resistor is added to an even number of inverters connected in series as illustrated in FIG. 6C. Still alternatively, the delay circuit may have a structure in which a resistor and a capacitor are added to an even number of inverter circuits connected in series as illustrated in FIG. 6D.

[0107]

5

10

15

20

25

30

Alternatively, in order to delay the signal that is input to the signal line S relative to the signal that is input to the write word line WWL in the above writing operations, than the channel length of a transistor of the buffer circuit included in the second driver circuit 192 may be set larger than the channel length of a transistor of the buffer circuit included in the first driver circuit 190. Alternatively, the channel width of a transistor of the buffer circuit included in the second driver circuit 192 may be set smaller than the channel width of a transistor of the buffer circuit included in the first driver circuit 190. Also in that case, a change in potential of the signal line S can be delayed relative to a change in potential of the write word line WWL, and errors in writing data to the memory cell 170 can be reduced.

The structures, methods, and the like described in this embodiment can be combined as appropriate with any of the structures, methods, and the like described in the other embodiments.

[0109]

<Application Example 2>

A circuit structure which is different from the circuit structure illustrated in FIGS. 2A and 2B will be described with reference to FIGS. 7A and 7B, FIG. 8, and FIGS. 9A and 9B.

[0110]

FIGS. 7A and 7B are an example of a circuit diagram of a semiconductor device including $(m \times n)$ memory cells 170. The structure of the memory cells 170 in FIG. 7A is similar to that in FIG. 2B; therefore, the detailed description thereof is omitted.

[0111]

The semiconductor device in FIG. 7A includes m (m is an integer greater than or equal to 2) write word lines WWL, m read word lines RWL, n (n is an integer greater than or equal to 2) bit lines BL, n signal lines S, a memory cell array having the memory cells 170 arranged in a matrix of m (rows) (in the vertical direction) $\times n$ (columns) (in the horizontal direction), a potential conversion circuit 180, a first driver

circuit 190 connected to the *n* bit lines BL and the *n* signal lines S, and a second driver circuit 192 connected to the *m* write word lines WWL and the *m* read word lines RWL. Here, the potential conversion circuit 180 is connected to the second driver circuit 192 through a wiring VLL and a wiring VHL and outputs a potential (a low potential: VL) lower than a ground potential GND and a potential (a high potential: VH) higher than a power supply potential to the second driver circuit 192. Note that although the structure in which a wiring WRITE and a wiring READ are connected to the potential conversion circuit 180 is employed in this embodiment so as to convert potentials output from the second driver circuit 192 to WWL and RWL in accordance with the output of the first driver circuit 190, the disclosed invention is not limited to this structure. A structure in which the potential conversion circuit 180, the first driver circuit 190, and the second driver circuit 192 are not connected by the wiring WRITE and the wiring READ may be employed.

PCT/JP2011/052197

[0112]

5

10

15

20

25

30

In addition, address selection signal lines A are connected to the second driver circuit 192. The address selection signal lines A are wirings which transmit a signal for selecting a row address of memory cells.

[0113]

FIG. 25 illustrates an example of specific structures of the first driver circuit 190 and the second driver circuit 192 of the semiconductor device illustrated in FIGS. 7A and 7B. Note that the structures of the first driver circuit 190 and the second driver circuit 192 are not limited to this example.

[0114]

In FIG. 25, the first driver circuit 190 includes a control circuit 202 connected to an input terminal from which a signal is input to the control circuit, a delay circuit 204 connected to the control circuit 202, a buffer circuit 206 connected to the delay circuit 204 and the signal line S, a reading circuit 208 connected to the bit line, and an output terminal from which a signal from the reading circuit is output.

In addition, in FIG. 25, the second driver circuit 192 includes a decoder 210 connected to the address selection signal line A, a control circuit 212 connected to the decoder 210, step-down level shifters 214L1, 214L2, and 214L3 (also referred to as a

step-down level shift circuit) and a step-up level shifter 214H connected to the control circuit 212, a buffer circuit 216 connected to the write word line WWL, and a buffer circuit 218 connected to the read word line RWL. The step-down level shifters 214L1, 214L2, and 214L3 and the step-up level shifter 214H included in the second driver circuit 192 convert the amplitude of a signal with the use of the potential VL or the potential VH converted in the potential conversion circuit 180. Here, VL or VH is output to the write word line WWL, and VL or GND is output to the read word line RWL.

[0116]

5

10

15

20

25

30

Data writing, holding, and reading in the semiconductor device illustrated in FIGS. 7A and 7B are similar to the case of FIGS. 2A and 2B. Note that in the structure illustrated in FIGS. 7A and 7B, the potential of the write word line WWL can be set at a potential (VH) higher than a power supply potential at the time of data writing. Therefore, a sufficiently high potential (e.g., VDD) can be supplied to the node FG, and data can be held for a longer time. In addition, data discrimination capability can be improved.

[0117]

For the potential conversion circuit 180, a combination of the step-down circuit illustrated in FIG. 4 as an example and a step-up circuit can be used. An example of a four-stage step-up circuit is illustrated in FIG. 8. In FIG. 8, a power supply potential VDD is supplied to an input terminal (here, referring to a source terminal or a drain terminal which is connected to a gate terminal) of a first transistor 1300. An output terminal (here, referring to the source terminal or the drain terminal which is not connected to the gate terminal) of the first transistor 1300 is connected to an input terminal of a second transistor 1310 and one terminal of a first capacitor 1350. Similarly, an output terminal of the second transistor 1310 is connected to an input terminal of a third transistor 1320 and one terminal of a second capacitor 1360. Connections in the following stages are similar to the above, and therefore, detailed explanation is omitted. However, the connection can be represented as follows: an output terminal of an *n*-th transistor is connected to one terminal of an *n*-th capacitor (*n*: a natural number). In FIG. 8, an output terminal of a transistor of the last stage is connected to a transistor 1390 that is connected to a power source VDD; however, the

disclosed invention is not limited to this structure. For example, a structure in which a capacitor connected to a ground potential GND is additionally provided may be employed. Note that in FIG. 8, an output of a fifth transistor 1340 is an output VH of the step-up circuit.

5 [0118]

[0119]

10

15

20

25

30

In addition, a clock signal CP_CLK is input to the other terminal of the second capacitor 1360 and the other terminal of a fourth capacitor 1380. A clock signal CP_CLKB obtained by inverting the clock signal CP_CLK is input to the other terminal of the first capacitor 1350 and the other terminal of a third capacitor 1370. That is, the clock signal CP_CLK is input to the other terminal of a 2k-th capacitor and the inverted clock signal CP_CLKB is input to the other terminal of a (2k-1)-th capacitor (k: a natural number). It is needless to say that the clock signal CP_CLKB and the inverted clock signal CP_CLKB can be interchanged.

When the clock signal CP_CLK is low, that is, when the inverted clock signal CP_CLKB is high, the first capacitor 1350 and the third capacitor 1370 are charged, and potentials of a node N1 and a node N3 which are capacitively coupled with the inverted clock signal CP_CLKB are raised by a predetermined voltage (a voltage corresponding to a difference between high and low potentials of the clock signal CP_CLK). On the other hand, potentials of a node N2 and a node N4 which are capacitively coupled with the clock signal CP_CLK are dropped by a predetermined voltage.

[0120]

Accordingly, charge is transferred through the second transistor 1310 and the fourth transistor 1330, and the potentials of the node N2 and the node N4 are raised to a predetermined value.

[0121]

Next, when the clock signal CP_CLK becomes high and the inverted clock signal CP_CLKB becomes low, the potentials of the node N2 and the node N4 are further raised. On the other hand, the potentials of the node N1, the node N3, and a node N5 are dropped by a predetermined voltage.

[0122]

Accordingly, charge is transferred through the first transistor 1300, the third transistor 1320, and the fifth transistor 1340, and as a result, the potentials of the node N3 and the node N5 are raised to a predetermined potential. Thus, the potentials of the nodes satisfy $V_{N5} > V_{N4}$ (CP_CLK = Low) $> V_{N3}$ (CP_CLK = High) $> V_{N2}$ (CP_CLK = Low) $> V_{N1}$ (CP_CLK = High) $> V_{D2}$ (CP_CLK = Low) $> V_{D2}$ (CP_CLK =

[0123]

5

10

15

20

25

30

Note that with the use of a transistor including an oxide semiconductor with favorable off-state current characteristics as a transistor included in the step-up circuit, the voltage of each node can be held for a longer time.

[0124]

A signal whose amplitude is converted by the step-down level shifters included in the second driver circuit 192 with the use of a low potential converted in the potential conversion circuit 180 is output to the memory cells 170 through the read word line RWL. In addition, a signal whose amplitude is converted by the step-up level shifter included in the second driver circuit 192 with the use of a high potential converted in the potential conversion circuit 180 is output to the memory cells 170 through the write word line WWL. Furthermore, a structure in which a signal whose amplitude is converted by a step-up level shifter included in the first driver circuit 190 with the use of a high potential converted in the potential conversion circuit 180 is output to the memory cells 170 through the signal line S may be employed. As the step-down level shifters, the structure illustrated in FIG. 5A or 5B can be employed.

FIGS. 9A and 9B each illustrate an example of a diagram of a step-up level shift circuit. The level shifter illustrated in FIG. 9A has the following structure. A source terminal of a first p-type transistor 1200 and a source terminal of a third p-type transistor 1230 are both electrically connected to a power source which supplies a potential VH. A drain terminal of the first p-type transistor 1200 is electrically connected to a source terminal of a second p-type transistor 1210, and a drain terminal of the third p-type transistor 1230 is electrically connected to a source terminal of a

fourth p-type transistor 1240. A drain terminal of the second p-type transistor 1210 is electrically connected to a drain terminal of a first n-type transistor 1220 and a gate terminal of the third p-type transistor 1230, and a drain terminal of the fourth p-type transistor 1240 is electrically connected to a drain terminal of a second n-type transistor 1250 and a gate terminal of the first p-type transistor 1200. GND (= 0 V) is supplied to both a source terminal of the first n-type transistor 1220 and a source terminal of the second n-type transistor 1250.

[0126]

5

10

15

20

25

In FIG. 9A, an input signal (I) is input to a gate terminal of the second p-type transistor 1210 and a gate terminal of the first n-type transistor 1220, and an inverted signal (IB) of the input signal is input to a gate terminal of the fourth p-type transistor 1240 and a gate terminal of the second n-type transistor 1250. An output signal (O) is taken out from the drain terminal of the fourth p-type transistor 1240. In addition, an inverted signal (OB) of the output signal can be taken out from the drain terminal of the second p-type transistor 1210.

[0127]

A basic operation of the level shifter illustrated in FIG. 9A will be described. When the input signal (I) is high, the first n-type transistor 1220 is turned on. Thus, the potential GND is input to the gate terminal of the third p-type transistor 1230 and the third p-type transistor 1230 is turned on. In addition, the inverted signal (OB) of the output signal is low, and the potential at this time is GND. On the other hand, at that time, the inverted signal (IB) of the input signal is low. Thus, the fourth p-type transistor 1240 is turned on and the second n-type transistor 1250 is turned off. At that time, both the third p-type transistor 1230 and the fourth p-type transistor 1240 are turned on. Thus, the output signal (O) is high, and at that time, the potential is VH.

When the potential of the input signal (I) is low, the transistors of the level shifter illustrated in FIG. 9A operate in a manner opposite to the above; the output signal (O) is low, and at that time, the potential is GND.

30 [0129]

In this manner, the output signal (O) whose amplitude is converted with respect to the input signal can be obtained. In other words, the level shifter illustrated in FIG.

9A can convert the difference between high and low potentials of the input signal (I) into the difference between high and low potentials of the output signal (O).

[0130]

FIG. 9B illustrates an example of a circuit diagram of a step-up level shift circuit which is different from that in FIG. 9A. A structure of the level shifter illustrated in FIG. 9B is as follows. A source terminal of a first p-type transistor 1260 and a source terminal of a second p-type transistor 1280 are both electrically connected to a power source which supplies a potential VH. A drain terminal of a first n-type transistor 1270 is electrically connected to a drain terminal of the first p-type transistor 1260 and a gate terminal of the second p-type transistor 1280, and a drain terminal of a second n-type transistor 1290 is electrically connected to a drain terminal of the second p-type transistor 1280 and a gate terminal of the first p-type transistor 1260. GND (= 0 V) is supplied to both a source terminal of the first n-type transistor 1270 and a source terminal of the second n-type transistor 1290.

15 [0131]

5

10

20

25

30

In FIG. 9B, an input signal (I) is input to a gate terminal of the first n-type transistor 1270, and an inverted signal (IB) of the input signal is input to a gate terminal of the second n-type transistor 1290. An output signal (O) is taken out from the drain terminal of the second n-type transistor 1290. In addition, an inverted signal (OB) of the output signal can be taken out from the drain terminal of the first n-type transistor 1270.

[0132]

A basic operation of the level shifter illustrated in FIG. 9B will be described. When the input signal (I) is high, the first n-type transistor 1270 is turned on. Thus, the potential GND is input to the gate terminal of the second p-type transistor 1280 and the second p-type transistor 1280 is turned on. In addition, the inverted signal (OB) of the output signal is low, and the potential at this time is GND. On the other hand, at that time, the inverted signal (IB) of the input signal is low. Thus, the second n-type transistor 1290 is turned off. At that time, the second p-type transistor 1280 is turned on. Thus, the output signal (O) is high, and at that time, the potential is VH.

When the potential of the input signal (I) is low, the level shifter illustrated in

FIG. 9B operate in a manner opposite to the above; the output signal (O) is low, and at that time, the potential is GND.

[0134]

5

10

15

20

25

30

In this manner, the output signal (O) whose amplitude is converted with respect to the input signal can be obtained. In other words, the level shifter illustrated in FIG. 9B can convert the difference between high and low potentials of the input signal (I) into the difference between high and low potentials of the output signal (O).

[0135]

<Reading Circuit>

Next, an example of a reading circuit which can be used for the semiconductor devices illustrated in FIGS. 2A and 2B and FIGS. 7A and 7B and the like will be described with reference to FIGS. 23A to 23C.

[0136]

FIG. 23A illustrates an outline of the reading circuit. The reading circuit includes a transistor and a sense amplifier circuit.

[0137]

At the time of reading data, a terminal A is connected to a bit line BL to which a memory cell from which data is to be read is connected. Further, a bias potential Vbias is applied to a gate electrode of the transistor so that a potential of the terminal A is controlled.

[0138]

The resistance of the memory cell 170 varies depending on stored data. Specifically, when the transistor 160 of the memory cell 170 selected is turned on, the memory cell 170 has a low resistance, whereas when the transistor 160 of the memory cell 170 selected is turned off, the memory cell 170 has a high resistance.

[0139]

When the memory cell has a high resistance, the potential of the terminal A is higher than a reference potential Vref and the sense amplifier circuit outputs a potential (data "0") corresponding to the potential of the terminal A. On the other hand, when the memory cell has a low resistance, the potential of the terminal A is lower than the reference potential Vref and the sense amplifier circuit outputs a potential (data "1") corresponding to the potential of the terminal A.

[0140]

In this manner, by using the reading circuit, data can be read from the memory cell. Note that the reading circuit of this embodiment is one example. Another known circuit may be used. The reading circuit may further include a precharge circuit. Instead of the reference potential Vref, a bit line connected to a reference memory cell may be connected to the sense amplifier circuit.

[0141]

5

10

15

20

25

30

FIG. 23B illustrates a differential sense amplifier which is an example of sense amplifier circuits. The differential sense amplifier has input terminals Vin(+) and Vin(-) and an output terminal Vout, and amplifies a difference between Vin(+) and Vin(-). If Vin(+) > Vin(-), the output from Vout is relatively high, whereas if Vin(+) < Vin(-), the output from Vout is relatively low. [0142]

FIG. 23C illustrates a latch sense amplifier which is an example of sense amplifier circuits. The latch sense amplifier has input/output terminals V1 and V2 and input terminals for control signals Sp and Sn. First, the signal Sp is set high and the signal Sn is set low, and a power supply potential (Vdd) is interrupted. Then, potentials to be compared are supplied to V1 and V2. After that, the signal Sp is set low and the signal Sn is set high, and the power supply potential (Vdd) is supplied. If the potentials V1in and V2in to be compared satisfy V1in > V2in, the output from V1 is high and the output from V2 is low, whereas if the potentials satisfy V1in < V2in, the output from V1 is low and the output from V2 is high. By utilizing such a relationship, the difference between V1in and V2in can be amplified.

[0143]

The structures, methods, and the like described in this embodiment can be combined as appropriate with any of the structures, methods, and the like described in the other embodiments.

[0144]

(Embodiment 2)

In this embodiment, a structure and a manufacturing method of a semiconductor device according to one embodiment of the disclosed invention will be described with

reference to FIGS. 10A and 10B, FIGS. 11A to 11D, FIGS. 12A to 12C, FIGS. 13A to 13D, and FIGS. 14A to 14C.

[0145]

5

10

15

20

25

30

[0147]

<Cross-sectional Structure and Planar Structure of Semiconductor Device>

FIGS. 10A and 10B illustrate an example of a structure of a semiconductor device. FIG. 10A is a cross-sectional view of the semiconductor device, and FIG. 10B is a plan view of the semiconductor device. Here, FIG. 10A corresponds to a cross section along line A1-A2 and line B1-B2 in FIG. 10B. The semiconductor device illustrated in FIGS. 10A and 10B includes, in a lower portion, a transistor 160 including a first semiconductor material, and in an upper portion, a transistor 162 including a second semiconductor material. Here, the first semiconductor material and the second semiconductor material are preferably different materials. For example, the first semiconductor material can be a semiconductor material (such as silicon) other than an oxide semiconductor, and the second semiconductor material can be an oxide semiconductor. A transistor including a material other than an oxide semiconductor can operate at high speed easily. On the other hand, a transistor including an oxide semiconductor can hold charge for a long time owing to its characteristics.

Although both of the above transistors are n-channel transistors in the following description, it is needless to say that p-channel transistors can be used. Since the technical nature of the disclosed invention is to use a semiconductor material with which off-state current can be sufficiently decreased, such as an oxide semiconductor, in the transistor 162 so that data can be stored, it is not necessary to limit a specific structure of the semiconductor device, such as a material of the semiconductor device or a structure of the semiconductor device, to the structure described here.

The transistor 160 in FIGS. 10A and 10B includes a channel formation region 116 provided in a substrate 100 including a semiconductor material (such as silicon), impurity regions 120 provided such that the channel formation region 116 is sandwiched therebetween, metal compound regions 124 in contact with the impurity regions 120, a gate insulating layer 108 provided over the channel formation region 116, and a gate electrode 110 provided over the gate insulating layer 108. Note that a transistor whose

source electrode and drain electrode are not illustrated in a drawing may also be referred to as a transistor for the sake of convenience. Further, in such a case, in description of a connection of a transistor, a source region and a source electrode may be collectively referred to as a source electrode, and a drain region and a drain electrode may be collectively referred to as a drain electrode. That is, in this specification, the term "source electrode" may include a source region.

[0148]

5

10

15

20

25

30

Further, an element isolation insulating layer 106 is formed over the substrate 100 so as to surround the transistor 160, and an insulating layer 128 and an insulating layer 130 are formed to cover the transistor 160. Note that in order to realize higher integration, the transistor 160 preferably has a structure without a sidewall insulating layer as illustrated in FIGS. 10A and 10B. On the other hand, in the case where characteristics of the transistor 160 have priority, a sidewall insulating layer may be provided on a side surface of the gate electrode 110, and the impurity regions 120 may include a region having a different impurity concentration.

[0149]

The transistor 162 in FIGS. 10A and 10B includes a source or drain electrode 142a and a source or drain electrode 142b provided over the insulating layer 130, an oxide semiconductor layer 144 electrically connected to the source or drain electrode 142a and the source or drain electrode 142b, a gate insulating layer 146 covering the source or drain electrode 142a, the source or drain electrode 142b, and the oxide semiconductor layer 144, a gate electrode 148a provided over the gate insulating layer 146 so as to overlap with the oxide semiconductor layer 144, an insulating layer 143a between the source or drain electrode 142a and the oxide semiconductor layer 144 in a region overlapping with the gate electrode 148a, and an insulating layer 143b between the source or drain electrode 148a. Although the insulating layer 143a and the insulating layer 143b are preferably provided in order to reduce the capacitance between the source or drain electrodes and the gate electrode, a structure in which the insulating layer 143a and the insulating layer 143b are not provided is also possible.

[0150]

Here, the oxide semiconductor layer 144 is preferably an oxide semiconductor

layer which is purified by sufficiently removing an impurity such as hydrogen therefrom or by sufficiently supplying oxygen thereto. Specifically, the hydrogen concentration of the oxide semiconductor layer 144 is 5×10^{19} atoms/cm³ or less, preferably 5×10^{18} atoms/cm³ or less, for example. Note that the above hydrogen concentration of the oxide semiconductor layer 144 is measured by secondary ion mass spectrometry (SIMS). The carrier concentration of the oxide semiconductor layer 144, in which hydrogen is reduced to a sufficiently low concentration so that the oxide semiconductor layer is purified and in which defect states in an energy gap due to oxygen deficiency are reduced by sufficiently supplying oxygen as described above, is less than 1×10^{12} /cm³, preferably less than 1×10^{11} /cm³, more preferably less than 1.45×10^{10} /cm³. For example, the off-state current (per unit channel width (1 µm), here) at room temperature (25 °C) is 100 zA (1 zA (zeptoampere) is 1×10^{-21} A) or less, preferably 10 zA or less. In this manner, by using an i-type (intrinsic) or substantially i-type oxide semiconductor, the transistor 162 which has extremely favorable off-state current characteristics can be obtained.

Although the oxide semiconductor layer 144 processed in an island shape is used in the transistor 162 of FIGS. 10A and 10B in order to suppress leakage caused among elements due to miniaturization, an oxide semiconductor layer not processed in an island shape may be used. When an oxide semiconductor layer is not processed in an island shape, the oxide semiconductor layer 144 can be prevented from being contaminated by etching during processing.

A capacitor 164 in FIGS. 10A and 10B includes the source or drain electrode 142a, the oxide semiconductor layer 144, the gate insulating layer 146, and an electrode 148b. In other words, the source or drain electrode 142a functions as one electrode of the capacitor 164, and the electrode 148b functions as the other electrode of the capacitor 164.

[0153]

[0152]

5

10

15

20

25

30

[0151]

Note that in the capacitor 164 of FIGS. 10A and 10B, the oxide semiconductor layer 144 and the gate insulating layer 146 are stacked, whereby insulation between the

source or drain electrode 142a and the electrode 148b can be sufficiently secured. It is needless to say that the capacitor 164 without including the oxide semiconductor layer 144 may be employed in order to secure sufficient capacitance. Alternatively, the capacitor 164 including an insulating layer that is formed in a manner similar to that of the insulating layer 143a may be employed. Furthermore, in the case where no capacitor is needed, a structure in which the capacitor 164 is not provided is also possible.

[0154]

5

10

15

20

25

30

Note that in the transistor 162 and the capacitor 164, the source or drain electrode 142a and the source or drain electrode 142b preferably have tapered end portion. The source or drain electrode 142a and the source or drain electrode 142b preferably have tapered end portions because the coverage thereof with the oxide semiconductor layer 144 can be improved and disconnection thereof can be prevented. Here, the taper angle is 30° to 60°, for example. Note that the "taper angle" means an angle formed by the side surface and the bottom surface of a layer having a tapered shape (for example, the source or drain electrode 142a) when observed from a direction perpendicular to a cross section thereof (a plane perpendicular to the substrate surface). [0155]

In this embodiment, the transistor 162 and the capacitor 164 are provided so as to overlap with the transistor 160. By employing such a planar layout, higher integration can be realized. For example, given that the minimum feature size is F, the area occupied by a memory cell can be $15 \, F^2$ to $25 \, F^2$.

An insulating layer 150 is provided over the transistor 162 and the capacitor 164, and an insulating layer 152 is provided over the insulating layer 150. Then, an electrode 154 is provided in an opening formed in the gate insulating layer 146, the insulating layer 150, the insulating layer 152, and the like, and a wiring 156 is formed over the insulating layer 152 so as to be connected to the electrode 154. Although the source or drain electrode 142b and the wiring 156 are connected by the electrode 154 in FIGS. 10A and 10B, the disclosed invention is not limited to this structure. For example, the source or drain electrode 142b may be in direct contact with the metal compound region 124. Alternatively, the wiring 156 may be in direct contact with the source or drain

electrode 142b.

[0157]

5

15

20

30

<Method for Manufacturing Semiconductor Device>

Next, an example of a method for manufacturing the semiconductor device will be described. First, a method for manufacturing the transistor 160 in the lower portion will be described below with reference to FIGS. 11A to 11D and FIGS. 12A to 12C; then, a method for manufacturing the transistor 162 in the upper portion and the capacitor 164 will be described with reference to FIGS. 13A to 13D and FIGS. 14A to 14C. [0158]

10 < Method for Manufacturing Transistor in Lower Portion>

First, the substrate 100 including a semiconductor material is prepared (see FIG. 11A). A single crystal semiconductor substrate or a polycrystalline semiconductor substrate of silicon, silicon carbide, or the like, a compound semiconductor substrate of silicon germanium or the like, an SOI substrate, or the like can be used as the substrate 100 including a semiconductor material. Here, an example of the case where a single crystal silicon substrate is used as the substrate 100 including a semiconductor material is described. Note that the term "SOI substrate" generally means a substrate where a silicon semiconductor layer is provided over an insulating surface. In this specification and the like, the term "SOI substrate" also means a substrate where a semiconductor layer including a material other than silicon is provided over an insulating surface. That is, a semiconductor layer included in the "SOI substrate" is not limited to a silicon semiconductor layer. Moreover, the SOI substrate can be a substrate having a structure where a semiconductor layer is provided over an insulating substrate such as a glass substrate with an insulating layer interposed therebetween.

25 [0159]

It is preferable that a single crystal semiconductor substrate of silicon or the like be particularly used as the substrate 100 including a semiconductor material because the speed of reading operation of the semiconductor device can be increased.

[0160]

A protective layer 102 serving as a mask for forming an element isolation insulating layer is formed over the substrate 100 (see FIG. 11A). As the protective layer 102, an insulating layer formed using a material such as silicon oxide, silicon nitride,

silicon oxynitride, or the like can be used, for example. Note that before or after this step, an impurity element imparting n-type conductivity or an impurity element imparting p-type conductivity may be added to the substrate 100 in order to control the threshold voltage of the transistor. When the semiconductor material included in the substrate 100 is silicon, phosphorus, arsenic, or the like can be used as the impurity imparting n-type conductivity. Boron, aluminum, gallium, or the like can be used as the impurity imparting p-type conductivity.

[0161]

5

10

20

30

Next, part of the substrate 100 in a region not covered with the protective layer 102 (i.e., in an exposed region) is removed by etching using the protective layer 102 as a mask. Thus, a semiconductor region 104 isolated from other semiconductor regions is formed (see FIG. 11B). As the etching, dry etching is preferably performed, but wet etching may be performed. An etching gas or an etchant can be selected as appropriate depending on a material to be etched.

15 [0162]

Then, an insulating layer is formed so as to cover the semiconductor region 104, and the insulating layer in a region overlapping with the semiconductor region 104 is selectively removed; thus, the element isolation insulating layer 106 is formed (see FIG. 11C). The insulating layer is formed using silicon oxide, silicon nitride, silicon oxynitride, or the like. As a method for removing the insulating layer, any of etching treatment, polishing treatment such as chemical mechanical polishing (CMP), and the like can be employed. Note that the protective layer 102 is removed after the formation of the semiconductor region 104 or after the formation of the element isolation insulating layer 106.

25 [0163]

Next, an insulating layer is formed over a surface of the semiconductor region 104, and a layer including a conductive material is formed over the insulating layer.

[0164]

The insulating layer is processed into a gate insulating layer later and can be formed by heat treatment (thermal oxidation treatment, thermal nitridation treatment, or the like) of the surface of the semiconductor region 104, for example. Instead of heat treatment, high-density plasma treatment may be employed. The high-density plasma

treatment can be performed using, for example, a mixed gas of any of a rare gas such as helium (He), argon (Ar), krypton (Kr), or xenon (Xe), oxygen, nitrogen oxide, ammonia, nitrogen, hydrogen, and the like. It is needless to say that the insulating layer may be formed by a CVD method, a sputtering method, or the like. The insulating layer preferably has a single-layer structure or a stacked-layer structure with a film including silicon oxide, silicon oxynitride, silicon nitride, hafnium oxide, aluminum oxide, tantalum oxide, yttrium oxide, hafnium silicate (HfSi_xO_y (x > 0, y > 0)), hafnium silicate to which nitrogen is added (HfSi_xO_yN_z (x > 0, y > 0, z > 0)), or the like. The insulating layer can have a thickness of 1 nm to 100 nm, preferably, 10 nm to 50 nm, for example. [0165]

The layer including a conductive material can be formed using a metal material such as aluminum, copper, titanium, tantalum, or tungsten. The layer including a conductive material may be formed using a semiconductor material such as polycrystalline silicon. There is no particular limitation on the method for forming the layer including a conductive material, and a variety of film formation methods such as an evaporation method, a CVD method, a sputtering method, or a spin coating method can be employed. Note that this embodiment shows an example of the case where the layer including a conductive material is formed using a metal material.

20 [0166]

5

10

15

25

30

After that, the insulating layer and the layer including a conductive material are selectively etched; thus, the gate insulating layer 108 and the gate electrode 110 are formed (see FIG. 11C).

[0167]

Next, phosphorus (P), arsenic (As), or the like is added to the semiconductor region 104, whereby the channel formation region 116 and the impurity regions 120 are formed (see FIG. 11D). Note that phosphorus or arsenic is added here in order to form an n-type transistor; an impurity element such as boron (B) or aluminum (Al) may be added in the case of forming a p-type transistor. Here, the concentration of the impurity added can be set as appropriate; the concentration is preferably set high when a semiconductor element is highly miniaturized.

[0168]

Note that a sidewall insulating layer may be formed around the gate electrode 110, and impurity regions to which the impurity element is added at a different concentration may be formed.

5 [0169]

10

15

20

25

30

Next, a metal layer 122 is formed so as to cover the gate electrode 110, the impurity regions 120, and the like (see FIG. 12A). The metal layer 122 can be formed by a variety of film formation methods such as a vacuum evaporation method, a sputtering method, and a spin coating method. The metal layer 122 is preferably formed using a metal material which forms a low-resistance metal compound by reacting with the semiconductor material included in the semiconductor region 104. Examples of such metal materials are titanium, tantalum, tungsten, nickel, cobalt, platinum, and the like. [0170]

Next, heat treatment is performed so that the metal layer 122 reacts with the semiconductor material. Thus, the metal compound regions 124 that are in contact with the impurity regions 120 are formed (see FIG. 12A). Note that when the gate electrode 110 is formed using polycrystalline silicon or the like, a metal compound region is also formed in a portion of the gate electrode 110 which is in contact with the metal layer 122. [0171]

As the heat treatment, irradiation with a flash lamp can be employed, for example. Although it is needless to say that another heat treatment method may be used, a method by which heat treatment can be achieved in an extremely short time is preferably used in order to improve the controllability of chemical reaction for formation of the metal compound. Note that the metal compound regions are formed by reaction of the metal material and the semiconductor material and have sufficiently high conductivity. The formation of the metal compound regions can properly reduce the electric resistance and improve element characteristics. Note that the metal layer 122 is removed after the metal compound regions 124 are formed.

Next, the insulating layer 128 and the insulating layer 130 are formed so as to cover the components formed in the above steps (see FIG. 12B). The insulating layer 128 and the insulating layer 130 can be formed using an inorganic insulating material

such as silicon oxide, silicon oxynitride, silicon nitride, or aluminum oxide. It is particularly preferable to use a low dielectric constant (low-k) material for the insulating layer 128 and the insulating layer 130 because capacitance due to overlap of electrodes or wirings can be sufficiently reduced. Note that a porous insulating layer with such a material may be employed as the insulating layer 128 and the insulating layer 130. The porous insulating layer has a lower dielectric constant than an insulating layer with high density and thus makes it possible to further reduce capacitance due to electrodes or wirings. Alternatively, the insulating layer 128 and the insulating layer 130 can be formed using an organic insulating material such as polyimide or acrylic. Note that although a stacked structure of the insulating layer 128 and the insulating layer 130 is used in this embodiment, an embodiment of the disclosed invention is not limited to this example. A single-layer structure or a stacked-layer structure including three or more layers can also be used.

[0173]

5

10

15

20

25

30

Through the above steps, the transistor 160 is formed with the use of the substrate 100 including a semiconductor material (see FIG. 12B). A feature of the transistor 160 is that it can operate at high speed. With the use of that transistor as a transistor for reading, data can be read at high speed.

[0174]

[0175]

After that, as treatment performed before the transistor 162 and the capacitor 164 are formed, CMP treatment of the insulating layer 128 and the insulating layer 130 is performed so that an upper surface of the gate electrode 110 is exposed (see FIG. 12C). As treatment for exposing the upper surface of the gate electrode 110, etching treatment, or the like can also be employed instead of CMP treatment; in order to improve characteristics of the transistor 162, surfaces of the insulating layer 128 and the insulating layer 130 are preferably made as flat as possible.

Note that before or after each of the above steps, a step of forming an electrode, a wiring, a semiconductor layer, an insulating layer, or the like may be further performed. For example, when the wiring has a multi-layer structure of a stacked-layer structure including insulating layers and conductive layers, a highly integrated semiconductor device can be realized.

[0176]

<Method for Manufacturing Transistor in Upper Portion>

Next, a conductive layer is formed over the gate electrode 110, the insulating layer 128, the insulating layer 130, and the like, and the source or drain electrode 142a and the source or drain electrode 142b are formed by selectively etching the conductive layer (see FIG. 13A).

[0177]

5

10

20

25

30

The conductive layer can be formed by a PVD method such as a sputtering method, or a CVD method such as a plasma CVD method. As a material of the conductive layer, an element selected from aluminum, chromium, copper, tantalum, titanium, molybdenum, and tungsten, an alloy including any of these elements as a component, or the like can be used. A material including one of manganese, magnesium, zirconium, beryllium, neodymium, or scandium or a combination of a plurality of these elements may be used.

15 [0178]

The conductive layer may have a single-layer structure or a stacked-layer structure including two or more layers. For example, the conductive layer may have a single-layer structure of a titanium film or a titanium nitride film, a single-layer structure of an aluminum film including silicon, a two-layer structure in which a titanium film is stacked over an aluminum film, a two-layer structure in which a titanium film is stacked over a titanium nitride film, a three-layer structure in which a titanium film, an aluminum film, and a titanium film are stacked in this order, or the like. Note that the conductive layer having a single-layer structure of a titanium film or a titanium nitride film has an advantage in that it can be easily processed into the source or drain electrode 142a and the source or drain electrode 142b having a tapered shape.

[0179]

The conductive layer may be formed using conductive metal oxide. As the conductive metal oxide, indium oxide (In₂O₃), tin oxide (SnO₂), zinc oxide (ZnO), an indium oxide-tin oxide alloy (In₂O₃-SnO₂, which is abbreviated to ITO in some cases), an indium oxide-zinc oxide alloy (In₂O₃-ZnO), or any of these metal oxide materials including silicon or silicon oxide can be used.

[0180]

The conductive layer is preferably etched such that the source or drain electrode 142a and the source or drain electrode 142b are formed to have tapered end portions. Here, the taper angle is preferably 30° to 60°, for example. When the source or drain electrode 142a and the source or drain electrode 142b are formed by etching so as to have tapered end portions, coverage of the source or drain electrode 142a and the source or drain electrode 142b with the gate insulating layer 146 which is formed later can be improved and disconnection of the gate insulating layer 146 can be prevented.

The channel length (L) of the transistor in the upper portion is determined by a distance between lower edge portions of the source or drain electrode 142a and the source or drain electrode 142b. Note that for light exposure for forming a mask in the case of manufacturing a transistor with a channel length (L) of less than 25 nm, light exposure is preferably performed with extreme ultraviolet light whose wavelength is several nanometers to several tens of nanometers, which is extremely short. The resolution of light exposure with extreme ultraviolet rays is high and the depth of focus is large. For these reasons, the channel length (L) of the transistor to be formed later can be set in the range of 10 nm to 1000 nm $(1 \mu m)$, and the circuit can operate at higher speed. In addition, power consumption of the semiconductor device can be reduced by miniaturization.

20 [0182]

5

10

15

25

30

Note that an insulating layer functioning as a base may be provided over the insulating layer 128 and the insulating layer 130. The insulating layer can be formed by a PVD method, a CVD method, or the like.

[0183]

Next, the insulating layer 143a is formed over the source or drain electrode 142a, and the insulating layer 143b is formed over the source or drain electrode 142b (see FIG. 13B). The insulating layer 143a and the insulating layer 143b can be formed by forming an insulating layer so as to cover the source or drain electrode 142a and the source or drain electrode 142b and then by selectively etching the insulating layer. In addition, the insulating layer 143a and the insulating layer 143b are formed so as to overlap with part of a gate electrode which is formed later. With such insulating layers,

capacitance between the gate electrode and the source or drain electrodes can be reduced.

[0184]

5

10

15

20

25

30

The insulating layer 143a and the insulating layer 143b can be formed using an inorganic insulating material such as silicon oxide, silicon oxynitride, silicon nitride, or aluminum oxide. It is particularly preferable to use a low dielectric constant (low-k) material for the insulating layer 143a and the insulating layer 143b because capacitance between the gate electrode and the source or drain electrodes can be sufficiently reduced. Note that a porous insulating layer with such a material may be employed as the insulating layer 143a and the insulating layer 143b. The porous insulating layer has a lower dielectric constant than an insulating layer with high density and thus makes it possible to further reduce capacitance between the gate electrode and the source or drain electrodes.

[0185]

Note that although the insulating layers 143a and 143b are preferably provided for reduction in capacitance between the gate electrode and the source or drain electrodes, a structure in which the insulating layers are not provided is also possible.

[0186]

Next, the oxide semiconductor layer 144 is formed by forming an oxide semiconductor layer so as to cover the source or drain electrode 142a and the source or drain electrode 142b and then by selectively etching the oxide semiconductor layer (see FIG. 13C).

[0187]

The oxide semiconductor layer can be formed using a four-component metal oxide such as In-Sn-Ga-Zn-O-based oxide semiconductor, a three-component metal oxide such as an In-Ga-Zn-O-based oxide semiconductor, an In-Sn-Zn-O-based oxide semiconductor, an In-Al-Zn-O-based oxide semiconductor, an Al-Ga-Zn-O-based oxide semiconductor, or a Sn-Al-Zn-O-based oxide semiconductor, a two-component metal oxide such as an In-Zn-O-based oxide semiconductor, a Sn-Zn-O-based oxide semiconductor, a Sn-Zn-O-based oxide semiconductor, a Sn-Mg-O-based oxide semiconductor, or an In-Mg-O-based oxide semiconductor, a single-component metal

oxide such as an In-O-based oxide semiconductor, a Sn-O-based oxide semiconductor, or a Zn-O-based oxide semiconductor, or the like.

[0188]

5

10

15

20

25

30

In particular, an In-Ga-Zn-O-based oxide semiconductor material has sufficiently high resistance when there is no electric field and thus off-state current can be sufficiently reduced. In addition, also having high field-effect mobility, the In-Ga-Zn-O-based oxide semiconductor material is suitable for a semiconductor material used in a semiconductor device.

[0189]

As a typical example of the In-Ga-Zn-O-based oxide semiconductor material, an oxide semiconductor material represented by $InGaO_3(ZnO)_m$ (m > 0 and m is not a natural number) is given. Using M instead of Ga, there is an oxide semiconductor material represented by $InMO_3(ZnO)_m$ (m > 0 and m is not a natural number). Here, M denotes one or more metal elements selected from gallium (Ga), aluminum (Al), iron (Fe), nickel (Ni), manganese (Mn), cobalt (Co), or the like. For example, M may be Ga, Ga and Al, Ga and Fe, Ga and Ni, Ga and Mn, Ga and Co, or the like. Note that the above-described compositions are derived from the crystal structures that the oxide semiconductor material can have and are mere examples.

As a target used for forming the oxide semiconductor layer by a sputtering method, a target having a composition ratio of In:Ga:Zn = 1:x:y (x is greater than or equal to 0 and y is greater than or equal to 0.5 and less than or equal to 5) is preferably used. For example, a target having a composition ratio of In₂O₃:Ga₂O₃:ZnO = 1:1:2 [molar ratio] or the like can be used. Furthermore, a target having a composition ratio of In₂O₃:Ga₂O₃:ZnO = 1:1:1 [molar ratio], a target having a composition ratio of In₂O₃:Ga₂O₃:ZnO = 1:1:4 [molar ratio], or a target having a composition ratio of In₂O₃:Ga₂O₃:ZnO = 1:0:2 [molar ratio] can also be used.

In this embodiment, an oxide semiconductor layer having an amorphous structure is formed by a sputtering method with the use of an In-Ga-Zn-O-based metal oxide target.

[0192]

The relative density of the metal oxide in the metal oxide target is 80 % or more, preferably 95 % or more, and more preferably 99.9 % or more. The use of the metal oxide target with high relative density makes it possible to form an oxide semiconductor layer having a dense structure.

[0193]

5

10

15

20

25

The atmosphere in which the oxide semiconductor layer is formed is preferably a rare gas (typically, argon) atmosphere, an oxygen atmosphere, or a mixed atmosphere containing a rare gas (typically, argon) and oxygen. Specifically, it is preferable to use a high-purity gas atmosphere, for example, from which an impurity such as hydrogen, water, a hydroxyl group, or hydride is removed to a concentration of 1 ppm or less (preferably, 10 ppb or less).

[0194]

In forming the oxide semiconductor layer, for example, an object to be processed is held in a treatment chamber that is maintained under reduced pressure, and the object to be processed is heated to a temperature higher than or equal to 100 °C and lower than 550 °C, preferably higher than or equal to 200 °C and lower than or equal to 400 °C. Alternatively, the temperature of an object to be processed in forming the oxide semiconductor layer may be room temperature (25 °C ± 10 °C). Then, moisture in the treatment chamber is removed, a sputtering gas from which hydrogen, water, or the like is removed is introduced, and the above-described target is used; thus, the oxide semiconductor layer is formed. By forming the oxide semiconductor layer while heating the object to be processed, an impurity in the oxide semiconductor layer can be reduced. Moreover, damage due to sputtering can be reduced. In order to remove the moisture in the treatment chamber, it is preferable to use an entrapment vacuum pump. For example, a cryopump, an ion pump, a titanium sublimation pump, or the like can be used. A turbo pump provided with a cold trap may be used. Since hydrogen, water, or the like can be removed from the treatment chamber evacuated with a cryopump or the like, the concentration of an impurity in the oxide semiconductor layer can be reduced.

30 [0195]

For example, conditions for forming the oxide semiconductor layer can be set as

follows: the distance between the object to be processed and the target is 170 mm, the pressure is 0.4 Pa, the direct current (DC) power is 0.5 kW, and the atmosphere is an oxygen (100 % oxygen) atmosphere, an argon (100 % argon) atmosphere, or a mixed atmosphere of oxygen and argon. Note that a pulsed direct current (DC) power source is preferably used because powder substances (also referred to as particles or dust) generated in film formation can be reduced and the film thickness can be uniform. The thickness of the oxide semiconductor layer is set in the range of 1 nm to 50 nm, preferably 1 nm to 30 nm, more preferably 1 nm to 10 nm. The use of the oxide semiconductor layer of such a thickness makes it possible to suppress a short channel effect which is caused by miniaturization. Note that the appropriate thickness of the oxide semiconductor layer differs depending on the oxide semiconductor material to be used, the intended use of the semiconductor device, or the like; therefore, the thickness can be determined as appropriate in accordance with the material, the intended use, or the like. [0196]

Note that before the oxide semiconductor layer is formed by a sputtering method, reverse sputtering in which plasma is generated with an argon gas introduced is preferably performed so that a material attached to a formation surface (e.g., a surface of the insulating layer 130) is removed. Here, the reverse sputtering is a method in which ions collide with a surface to be processed so that the surface is modified, in contrast to normal sputtering in which ions collide with a sputtering target. An example of a method for making ions collide with a surface to be processed is a method in which high-frequency voltage is applied to the surface side in an argon atmosphere so that plasma is generated near the object to be processed. Note that an atmosphere of nitrogen, helium, oxygen, or the like may be used instead of an argon atmosphere.

[0197]

5

10

15

20

25

30

After that, heat treatment (first heat treatment) is preferably performed on the oxide semiconductor layer. Through the first heat treatment, excess hydrogen (including water or a hydroxyl group) in the oxide semiconductor layer can be removed, the structure of the oxide semiconductor layer can be ordered, and defect states in an energy gap can be reduced. For example, the temperature of the first heat treatment can be set higher than or equal to 300 °C and lower than 550 °C, or higher than or equal to

400 °C and lower than or equal to 500 °C. [0198]

For example, after an object to be processed is introduced into an electric furnace including a resistance heater or the like, the heat treatment can be performed at 450 °C for one hour in a nitrogen atmosphere. The oxide semiconductor layer is not exposed to the air during the heat treatment so that entry of water or hydrogen can be prevented.

[0199]

The heat treatment apparatus is not limited to the electric furnace and may be an apparatus for heating an object to be processed by thermal radiation or thermal conduction from a medium such as a heated gas. For example, a rapid thermal annealing (RTA) apparatus such as a gas rapid thermal annealing (GRTA) apparatus or a lamp rapid thermal annealing (LRTA) apparatus can be used. An LRTA apparatus is an apparatus for heating an object to be processed by radiation of light (an electromagnetic wave) emitted from a lamp such as a halogen lamp, a metal halide lamp, a xenon arc lamp, a carbon arc lamp, a high pressure sodium lamp, or a high pressure mercury lamp. A GRTA apparatus is an apparatus for performing heat treatment using a high-temperature gas. As the gas, an inert gas that does not react with an object to be processed by heat treatment, for example, nitrogen or a rare gas such as argon is used.

For example, as the first heat treatment, GRTA treatment may be performed as follows. The object to be processed is put in a heated inert gas atmosphere, heated for several minutes, and taken out of the inert gas atmosphere. The GRTA treatment enables high-temperature heat treatment in a short time. Moreover, the GRTA treatment can be employed even when the temperature exceeds the upper temperature limit of the object to be processed. Note that the inert gas may be switched to a gas including oxygen during the treatment. This is because defect states in an energy gap caused by oxygen vacancies can be reduced by performing the first heat treatment in an atmosphere including oxygen.

[0201]

5

10

15

20

25

30

Note that as the inert gas atmosphere, an atmosphere that contains nitrogen or a rare gas (e.g., helium, neon, or argon) as its main component and does not contain water,

hydrogen, or the like is preferably used. For example, the purity of nitrogen or a rare gas such as helium, neon, or argon introduced into a heat treatment apparatus is set to 6N (99.9999 %) or more, preferably 7N (99.99999 %) or more (i.e., the impurity concentration is 1 ppm or less, preferably 0.1 ppm or less).

5 [0202]

In any case, a transistor with extremely excellent characteristics can be obtained with the use of the oxide semiconductor layer which is an i-type (intrinsic) or substantially i-type oxide semiconductor layer obtained by reducing an impurity through the first heat treatment.

10 [0203]

15

20

30

The above heat treatment (the first heat treatment) can also be referred to as dehydration treatment, dehydrogenation treatment, or the like because it has the effect of removing hydrogen, water, or the like. The dehydration treatment or the dehydrogenation treatment can be performed after the oxide semiconductor layer is formed, after the gate insulating layer is formed, or after a gate electrode is formed. Such dehydration treatment or dehydrogenation treatment may be performed once or plural times.

[0204]

The etching of the oxide semiconductor layer may be performed either before the heat treatment or after the heat treatment. Dry etching is preferably used in terms of element miniaturization, but wet etching may be used. An etching gas or an etchant can be selected as appropriate depending on a material to be etched. Note that in the case where leakage in an element or the like does not cause a problem, the oxide semiconductor layer does not necessarily need to be processed in an island shape.

25 [0205]

Next, the gate insulating layer 146 is formed in contact with the oxide semiconductor layer 144. Then, over the gate insulating layer 146, the gate electrode 148a is formed in a region overlapping with the oxide semiconductor layer 144, and the electrode 148b is formed in a region overlapping with the source or drain electrode 142a (see FIG. 13D).

[0206]

The gate insulating layer 146 can be formed by a CVD method, a sputtering

method, or the like. The gate insulating layer 146 is preferably formed so as to contain silicon oxide, silicon nitride, silicon oxynitride, aluminum oxide, tantalum oxide, hafnium oxide, yttrium oxide, gallium oxide, hafnium silicate (HfSi_xO_y (x > 0, y > 0)), hafnium silicate to which nitrogen is added (HfSi_xO_yN_z (x > 0, y > 0, z > 0)), hafnium aluminate to which nitrogen is added (HfAl_xO_yN_z (x > 0, y > 0, z > 0)), or the like. The gate insulating layer 146 may have a single-layer structure or a stacked-layer structure. There is no particular limitation on the thickness of the gate insulating layer 146; the thickness is preferably small in order to ensure the operation of the transistor when the semiconductor device is miniaturized. For example, in the case of using silicon oxide, the thickness can be 1 nm to 100 nm, preferably 10 nm to 50 nm.

5

10

15

20

25

30

When the gate insulating layer is thin as described above, gate leakage due to a tunnel effect or the like becomes a problem. In order to solve the problem of gate leakage, the gate insulating layer 146 may be formed using a high dielectric constant (high-k) material such as hafnium oxide, tantalum oxide, yttrium oxide, hafnium silicate (HfSi_xO_y(x > 0, y > 0)), hafnium silicate to which nitrogen is added (HfSi_xO_yN_z (x > 0, y > 0, z > 0)), or hafnium aluminate to which nitrogen is added (HfAl_xO_yN_z (x > 0, y > 0, z > 0)) is added. The use of a high-k material for the gate insulating layer 146 makes it possible to increase the thickness in order to suppress gate leakage as well as ensuring electrical properties. Note that a stacked-layer structure of a film including a high-k material and a film including any of silicon oxide, silicon nitride, silicon oxynitride, silicon nitride oxide, aluminum oxide, and the like may also be employed.

After the gate insulating layer 146 is formed, second heat treatment is preferably performed in an inert gas atmosphere or an oxygen atmosphere. The temperature of the heat treatment is set in the range of 200 °C to 450 °C, preferably 250 °C to 350 °C. For example, the heat treatment may be performed at 250 °C for one hour in a nitrogen atmosphere. By the second heat treatment, variation in electrical characteristics of the transistor can be reduced. In the case where the gate insulating layer 146 contains oxygen, oxygen can be supplied to the oxide semiconductor layer 144 and oxygen vacancies in the oxide semiconductor layer 144 can be filled; thus, the oxide

PCT/JP2011/052197 54

semiconductor layer 144 which is i-type (intrinsic) or substantially i-type can also be formed.

[0209]

5

Note that the second heat treatment is performed in this embodiment after the gate insulating layer 146 is formed; there is no limitation on the timing of the second heat treatment. For example, the second heat treatment may be performed after the gate electrode is formed. Alternatively, the first heat treatment and the second heat treatment may be performed in succession, or the first heat treatment may double as the second heat treatment, or the second heat treatment may double as the first heat treatment.

10 [0210]

> By performing at least one of the first heat treatment and the second heat treatment as described above, the oxide semiconductor layer 144 can be purified so as not to contain impurities other than main components as little as possible.

[0211]

15

20

25

30

The gate electrode 148a and the electrode 148b can be formed by forming a conductive layer over the gate insulating layer 146 and then by selectively etching the conductive layer. The conductive layer to be the gate electrode 148a and the electrode 148b can be formed by a PVD method such as a sputtering method, or a CVD method such as a plasma CVD method. The details are similar to those of the source or drain electrode 142a or the like; thus, the description thereof can be referred to.

[0212]

Next, the insulating layer 150 and the insulating layer 152 are formed over the gate insulating layer 146, the gate electrode 148a, and the electrode 148b (see FIG. 14A). The insulating layer 150 and the insulating layer 152 can be formed by a PVD method, a CVD method, or the like. The insulating layer 150 and the insulating layer 152 can be formed using a material including an inorganic insulating material such as silicon oxide, silicon oxynitride, silicon nitride, hafnium oxide, or aluminum oxide.

[0213]

Note that the insulating layer 150 and the insulating layer 152 are preferably formed using a low dielectric constant material or a low dielectric constant structure (such as a porous structure). This is because when the insulating layer 150 and the insulating layer 152 have a low dielectric constant, capacitance generated between wirings, electrodes, or the like can be reduced and operation at higher speed can be achieved.

[0214]

5

10

20

25

30

Note that although a stacked-layer structure of the insulating layer 150 and the insulating layer 152 is used in this embodiment, an embodiment of the disclosed invention is not limited to this example. A single-layer structure or a stacked-layer structure including three or more layers can also be used. Alternatively, a structure in which the insulating layers are not provided is also possible.

[0215]

Note that the insulating layer 152 is desirably formed so as to have a flat surface. This is because when the insulating layer 152 has a flat surface, an electrode, a wiring, or the like can be favorably formed over the insulating layer 152 even in the case where the semiconductor device or the like is miniaturized. Note that the insulating layer 152 can be planarized using a method such as chemical mechanical polishing (CMP).

15 [0216]

Next, an opening reaching the source or drain electrode 142b is formed in the gate insulating layer 146, the insulating layer 150, and the insulating layer 152 (see FIG. 14B). The opening is formed by selective etching with a mask or the like.

[0217]

After that, the electrode 154 is formed in the opening, and the wiring 156 in contact with the electrode 154 is formed over the insulating layer 152 (see FIG. 14C).

[0218]

The electrode 154 can be formed in such a manner, for example, that a conductive layer is formed in a region including the opening by a PVD method, a CVD method, or the like and then part of the conductive layer is removed by etching, CMP, or the like.

[0219]

Specifically, it is possible to employ a method, for example, in which a thin titanium film is formed in a region including the opening by a PVD method and a thin titanium nitride film is formed by a CVD method, and then, a tungsten film is formed so as to be embedded in the opening. Here, the titanium film formed by a PVD method functions to reduce an oxide film (e.g., a natural oxide film) formed on a surface where

the titanium film is formed, and to decrease the contact resistance with a lower electrode or the like (here, the source or drain electrode 142b). The titanium nitride film formed after the formation of the titanium film has a barrier function for suppressing diffusion of the conductive material. A copper film may be formed by a plating method after the formation of a barrier film of titanium, titanium nitride, or the like.

[0220]

5

10

15

20

25

30

Note that in the case where the electrode is formed by removing part of the conductive layer, the process is preferably performed so that the surface is planarized. For example, when a thin titanium film or a thin titanium nitride film is formed in a region including the opening and then a tungsten film is formed so as to be embedded in the opening, excess tungsten, titanium, titanium nitride, or the like is removed and the planarity of the surface can be improved by subsequent CMP treatment. The surface including the electrode 154 is planarized in this manner, so that an electrode, a wiring, an insulating layer, a semiconductor layer, or the like can be favorably formed in a later step. [0221]

The wiring 156 is formed by forming a conductive layer by a PVD method such as a sputtering method, or a CVD method such as a plasma CVD method, and then by patterning the conductive layer. As a material of the conductive layer, an element selected from aluminum, chromium, copper, tantalum, titanium, molybdenum, and tungsten, an alloy including any of these elements as a component, or the like can be used. A material including one of manganese, magnesium, zirconium, beryllium, neodymium, and scandium or a combination of a plurality of these elements may be used. The details are similar to those of the source or drain electrode 142a and the like. [0222]

Through the above steps, the transistor 162 including the oxide semiconductor layer 144, which is purified, and the capacitor 164 are completed (see FIG. 14C). [0223]

In the transistor 162 described in this embodiment, the oxide semiconductor layer 144 is purified and thus contains hydrogen at a concentration of 5×10^{19} atoms/cm³ or less, preferably 5×10^{18} atoms/cm³ or less, more preferably 5×10^{17} atoms/cm³ or less. In addition, the carrier density of the oxide semiconductor layer 144 is, for example, less than 1×10^{12} /cm³, preferably less than 1.45×10^{10} /cm³, which is sufficiently lower than the carrier density of a general silicon wafer (approximately 1×10^{14} /cm³). In addition, the off-state current of the transistor 162 is sufficiently small. For example, the off-state current (per unit channel width (1 μ m), here) of the transistor 162 at room temperature (25 °C) is 100 zA (1 zA (zeptoampere) is 1×10^{-21} A) or less, preferably 10 zA or less.

[0224]

5

10

15

20

25

30

In this manner, by using the oxide semiconductor layer 144 which is purified and is intrinsic, it becomes easy to sufficiently reduce the off-state current of the transistor. With the use of such a transistor, a semiconductor device in which stored data can be held for an extremely long time can be provided.

[0225]

The structures, methods, and the like described in this embodiment can be combined as appropriate with any of the structures, methods, and the like described in the other embodiments.

[0226]

(Embodiment 3)

In this embodiment, the cases where the semiconductor device described in any of the above embodiments is applied to electronic devices will be described with reference to FIGS. 15A to 15F. The cases where the above-described semiconductor device is applied to electronic devices such as a computer, a mobile phone set (also referred to as a mobile phone or a mobile phone device), a portable information terminal (including a portable game machine, an audio reproducing device, and the like), a digital camera, a digital video camera, electronic paper, a television set (also referred to as a television or a television receiver), and the like are described in this embodiment.

[0227]

FIG. 15A illustrates a notebook personal computer, which includes a housing 701, a housing 702, a display portion 703, a keyboard 704, and the like. The semiconductor device described in any of the above embodiments is provided in at least one of the housings 701 and 702. Thus, a notebook personal computer with sufficiently low power consumption, in which writing and reading of data can be performed at high speed and

data can be stored for a long time, can be realized.

[0228]

FIG. 15B illustrates a portable information terminal (PDA). A main body 711 is provided with a display portion 713, an external interface 715, operation buttons 714, and the like. Further, a stylus 712 for operation of the portable information terminal, or the like is provided. The semiconductor device described in any of the above embodiments is provided in the main body 711. Thus, a portable information terminal with sufficiently low power consumption, in which writing and reading of data can be performed at high speed and data can be stored for a long time, can be realized.

10 [0229]

5

15

20

25

30

FIG. 15C illustrates an electronic book 720 incorporating electronic paper, which includes two housings, a housing 721 and a housing 723. The housing 721 and the housing 723 include a display portion 725 and a display portion 727, respectively. The housing 721 is connected to the housing 723 by a hinge 737, so that the electronic book 720 can be opened and closed using the hinge 737 as an axis. In addition, the housing 721 is provided with a power switch 731, operation keys 733, a speaker 735, and the like. At least one of the housings 721 and 723 is provided with the semiconductor device described in any of the above embodiments. Thus, an electronic book with sufficiently low power consumption, in which writing and reading of data can be performed at high speed and data can be stored for a long time, can be realized.

[0230]

FIG 15D illustrates a mobile phone set, which includes two housings, a housing 740 and a housing 741. Moreover, the housings 740 and 741 in a state where they are developed as illustrated in FIG 15D can be slid so that one is lapped over the other. Therefore, the size of the mobile phone set can be reduced, which makes the mobile phone set suitable for being carried around. The housing 741 includes a display panel 742, a speaker 743, a microphone 744, operation keys 745, a pointing device 746, a camera lens 747, an external connection terminal 748, and the like. The housing 740 includes a solar cell 749 for charging the mobile phone set, an external memory slot 750, and the like. An antenna is incorporated in the housing 741. The semiconductor device described in any of the above embodiments is provided in at least one of the housings 740 and 741. Thus, a mobile phone set with sufficiently low power

consumption, in which writing and reading of data can be performed at high speed and data can be stored for a long time, can be realized.

PCT/JP2011/052197

[0231]

FIG. 15E illustrates a digital camera, which includes a main body 761, a display portion 767, an eyepiece 763, an operation switch 764, a display portion 765, a battery 766, and the like. The semiconductor device described in any of the above embodiments is provided in the main body 761. Thus, a digital camera with sufficiently low power consumption, in which writing and reading of data can be performed at high speed and data can be stored for a long time, can be realized.

10 [0232]

5

15

20

25

30

FIG. 15F is a television set 770, which includes a housing 771, a display portion 773, a stand 775, and the like. The television set 770 can be operated with a switch included in the housing 771 or with a remote controller 780. The semiconductor device described in any of the above embodiments is mounted in the housing 771 and the remote controller 780. Thus, a television set with sufficiently low power consumption, in which writing and reading of data can be performed at high speed and data can be stored for a long time, can be realized.

[0233]

As described above, the electronic devices described in this embodiment each include the semiconductor device according to any of the above embodiments. Therefore, electronic devices with low power consumption can be realized.

[Example 1]

[0234]

In this example, results of measuring the off-state current of a transistor including a purified oxide semiconductor will be described.

[0235]

First, a transistor with a channel width W of 1 m, which is sufficiently wide, was prepared in consideration of a very small off-state current of a transistor including a purified oxide semiconductor, and the off-state current was measured. FIG. 16 shows the results of measuring the off-state current of the transistor with a channel width W of 1 m. In FIG. 16, the horizontal axis shows a gate voltage VG and the vertical axis shows a drain current ID. In the case where the drain voltage VD is +1 V or +10 V and the gate

voltage VG is within the range of -5 V to -20 V, the off-state current of the transistor is found to be smaller than or equal to 1×10^{-12} A which is the detection limit. In addition, the off-state current (per unit channel width (1 μ m), here) of the transistor is found to be smaller than or equal to 1 aA/ μ m (1 \times 10⁻¹⁸ A/ μ m).

5 [0236]

10

15

20

25

30

Next, the results of more accurately measuring the off-state current of the transistor including a purified oxide semiconductor will be described. As described above, the off-state current of the transistor including a purified oxide semiconductor is found to be smaller than or equal to 1×10^{-12} A which is the detection limit of measurement equipment. Here, the results of measuring more accurate off-state current (a value smaller than or equal to the detection limit of measurement equipment in the above measurement), with the use of an element for characteristic evaluation, will be described.

[0237]

First, the element for characteristic evaluation which is used in a method for measuring current will be described with reference to FIG. 17.

[0238]

In the element for characteristic evaluation in FIG. 17, three measurement systems 800 are connected in parallel. The measurement systems 800 each include a capacitor 802, a transistor 804, a transistor 805, a transistor 806, and a transistor 808. As the transistor 804, the transistor 805, the transistor 806, and the transistor 808, transistors including a purified oxide semiconductor were employed.

[0239]

In the measurement system 800, one of a source terminal and a drain terminal of the transistor 804, one of terminals of the capacitor 802, and one of a source terminal and a drain terminal of the transistor 805 are connected to a power source (for supplying V2). The other of the source terminal and the drain terminal of the transistor 804, one of a source terminal and a drain terminal of the transistor 808, the other of the terminals of the capacitor 802, and a gate terminal of the transistor 805 are connected to one another. The other of the source terminal and the drain terminal of the transistor 808, one of a source terminal and a drain terminal of the transistor 806, and a gate terminal of the

transistor 806 are connected to a power source (for supplying V1). The other of the source terminal and the drain terminal of the transistor 805 and the other of the source terminal and the drain terminal of the transistor 806 are connected to each other and connected to an output terminal.

5 [0240]

Note that a potential Vext_b2 for controlling whether to turn on or off the transistor 804 is supplied to the gate terminal of the transistor 804, and a potential Vext_b1 for controlling whether to turn on or off the transistor 808 is supplied to the gate terminal of the transistor 808. A potential Vout is output from the output terminal.

10 [0241]

15

20

25

30

Next, a method for measuring current with the use of the element for characteristic evaluation will be described.

[0242]

First, an initialization period in which a potential difference is generated to measure the off-state current will be briefly described. In the initialization period, the potential Vext_b1 for turning on the transistor 808 is input to the gate terminal of the transistor 808. Accordingly, a potential V1 is supplied to a node A that is connected to the other of the source terminal and the drain terminal of the transistor 804 (that is, the node connected to one of the source terminal and the drain terminal of the transistor 808, the other of the terminals of the capacitor 802, and the gate terminal of the transistor 805). Here, the potential V1 is, for example, a high potential. In addition, a potential at which the transistor 804 is turned off is supplied as Vext_b2, so that the transistor 804 is turned off.

[0243]

After that, the potential Vext_b1 for turning off the transistor 808 is input to the gate terminal of the transistor 808, so that the transistor 808 is turned off. After the transistor 808 is turned off, the potential V1 is set to a low potential. Still, the transistor 804 is turned off. The potential V2 is equal to the potential V1. Thus, the initialization period is completed. When the initialization period is completed, a potential difference is generated between the node A and one of the source terminal and the drain terminal of the transistor 804. In addition, a potential difference is generated between the node A

and the other of the source terminal and the drain terminal of the transistor 808. Accordingly, a small amount of electric charge flows through the transistor 804 and the transistor 808. That is, the off-state current is generated.

PCT/JP2011/052197

[0244]

5

10

15

20

25

30

Next, a measurement period of the off-state current will be briefly described. In the measurement period, the potential (that is, V2) of one of the source terminal and the drain terminal of the transistor 804 and the potential (that is, V1) of the other of the source terminal and the drain terminal of the transistor 808 are fixed to a low potential. On the other hand, the potential of the node A is not fixed (the node A is in a floating state) in the measurement period. Accordingly, charge flows through the transistor 804, and the amount of charge held at the node A changes over time. The potential of the node A changes depending on the change in the amount of charge held at the node A. That is, the output potential Vout of the output terminal also changes.

[0245]

FIG. 18 shows details (a timing chart) of the relationship among potentials in the initialization period in which the potential difference is generated and those in the following measurement period.

[0246]

In the initialization period, first, the potential Vext_b2 is set to a potential (a high potential) at which the transistor 804 is turned on. Thus, the potential of the node A becomes V2, that is, a low potential (VSS). Note that it is not essential to supply a low potential (VSS) to the node A. After that, the potential Vext_b2 is set to a potential (a low potential) at which the transistor 804 is turned off, so that the transistor 804 is turned off. Next, the potential Vext_b1 is set to a potential (a high potential) at which the transistor 808 is turned on. Accordingly, the potential of the node A becomes V1, that is, a high potential (VDD). Then, Vext_b1 is set to a potential at which the transistor 808 is turned off, which places the node A in a floating state and finishes the initialization period.

[0247]

In the measurement period after the initialization period, the potential V1 and the potential V2 are set such that charge flows to the node A or charge flows out of the node A.

Here, the potential V1 and the potential V2 are set to a low potential (VSS). Note that at the time when the output potential Vout is measured, it is necessary to operate an output circuit and thus temporarily set V1 to a high potential (VDD) in some cases. Note that the period in which V1 is set to a high potential (VDD) is made short to such a degree that the measurement is not influenced.

[0248]

5

10

20

25

When the potential difference is generated and the measurement period is started as described above, the amount of charge held at the node A changes over time, which causes the potential of the node A to change. This means that the potential of the gate terminal of the transistor 805 changes; thus, the output potential Vout of the output terminal also changes over time.

[0249]

A method for calculating the off-state current on the basis of the obtained output potential Vout is described below.

15 [0250]

The relationship between a potential V_A of the node A and the output potential Vout is obtained before calculation of the off-state current. With this relationship, the potential V_A of the node A can be obtained using the output potential Vout. In accordance with the above relationship, the potential V_A of the node A can be expressed as a function of the output potential Vout by the following equation.

[0251]
[Formula 1] $V_A = F(Vout)$

[0252]

Charge Q_A of the node A can be expressed by the following equation with the use of the potential V_A of the node A, capacitance C_A connected to the node A, and a constant (const). Here, the capacitance C_A connected to the node A is the sum of the capacitance of the capacitor 802 and other capacitance.

[0253]

30 [Formula 2]

$$Q_A = C_A V_A + const$$

[0254]

Current I_A of the node A is a time derivative of charge which flows to the node A (or charge which flows out of the node A), and is thus expressed by the following equation.

5 [0255]

[Formula 3]

$$I_A = \frac{\Delta Q_A}{\Delta t} = \frac{C_A \cdot \Delta F(Vout)}{\Delta t}$$

[0256]

In this manner, the current I_A of the node A can be obtained from the capacitance

C_A connected to the node A and the output potential Vout of the output terminal.

[0257]

In accordance with the above method, it is possible to measure leakage current (off-state current) which flows between a source and a drain of a transistor in an off state.

[0258]

In this example, the transistor 804, the transistor 805, the transistor 806, and the transistor 808 were manufactured using a purified oxide semiconductor with a channel length L of 10 μ m and a channel width W of 50 μ m. In addition, in the measurement systems 800 which are arranged in parallel, the capacitances of the capacitors 802 were 100 fF, 1 pF, and 3 pF.

20 [0259]

15

25

Note that VDD was 5 V and VSS was 0 V in the measurement of this example. In the measurement period, Vout was measured while the potential V1 was basically set to VSS and changed to VDD for 100 msec at intervals of 10 sec to 300 sec. In addition, Δt used in calculation of current I which flows through the element was approximately 30000 sec.

[0260]

FIG. 19 shows the relationship between the elapsed time Time in the above current measurement and the output potential Vout. It can be confirmed from FIG. 19 that the potential changes as time elapses.

30 [0261]

FIG. 20 shows the off-state current at room temperature (25 °C) which is

calculated in the above current measurement. Note that FIG. 20 shows the relationship between the source-drain voltage V and the off-state current I. It is found from FIG. 20 that the off-state current is about 40 zA/ μ m under the condition where the source-drain voltage is 4 V. It is also found that the off-state current is smaller than or equal to 10 zA/ μ m under the condition where the source-drain voltage is 3.1 V. Note that 1 zA represents 10^{-21} A.

[0262]

5

10

15

20

25

30

Furthermore, FIG. 21 shows the off-state current in an environment at a temperature of 85 °C, which is calculated in the above current measurement. FIG. 21 shows the relationship between the source-drain voltage V and the off-state current I in an environment at a temperature of 85 °C. It is found from FIG. 21 that the off-state current is smaller than or equal to $100 \text{ zA/}\mu\text{m}$ under the condition where the source-drain voltage is 3.1 V.

[0263]

As described above, it is confirmed from this example that the off-state current of a transistor including a purified oxide semiconductor is sufficiently small.

[Example 2]

[0264]

The number of times the memory cell according to an embodiment of the disclosed invention can rewrite data was examined. In this example, the examination results will be described with reference to FIGS. 22A to 22C.

[0265]

A semiconductor device used for the examination is the semiconductor device having the circuit configuration in FIG. 1A-1. Here, an oxide semiconductor was used for a transistor corresponding to the transistor 162. A capacitor with a capacitance of 0.33 pF was used as a capacitor corresponding to the capacitor 164.

[0266]

The examination was performed by comparing the initial memory window width and the memory window width after holding and writing data were repeated a predetermined number of times. Data was held by and written to the memory cell by applying 0 V or 5 V to a wiring corresponding to the third wiring in FIG. 1A-1 and

applying 0 V or 5 V to a wiring corresponding to the fourth wiring. When the potential of the wiring corresponding to the fourth wiring is 0 V, the transistor (a transistor for writing) corresponding to the transistor 162 is turned off; thus, a potential supplied to the node FG is held. When the potential of the wiring corresponding to the fourth wiring is 5 V, the transistor corresponding to the transistor 162 is turned on; thus, a potential of the wiring corresponding to the third wiring is supplied to the node FG.

5

10

15

20

25

30

The memory window width is one of indicators of characteristics of a memory device. Here, the memory window width represents the shift amount ΔV cg between curves (Vcg-Id curves) in different memory states, which show the relationship between the potential Vcg of a wiring corresponding to the fifth wiring and the drain current Id of a transistor (transistor for reading) corresponding to the transistor 160. The different memory states mean a state where 0 V is applied to the node FG (hereinafter referred to as a low state) and a state where 5 V is applied to the node FG (hereinafter referred to as a high state). That is, the memory window width can be checked by sweeping the potential Vcg in the low state and in the high state.

FIG. 22A shows the examination results of the initial memory window width and the memory window width after writing was performed 1×10^9 times. Note that in FIG. 22A, the horizontal axis shows Vcg (V) and the vertical axis shows Id (A). [0269]

As shown in FIG 22A, there is almost no difference between the Vcg-Id curves before and after 1×10^9 times of writing either in low-state writing or high-state writing. In addition, there is almost no difference between the shift amount (Δ Vcg) between the Vcg-Id curves in low-state writing and in high-state writing before 1×10^9 times of writing and the shift amount after 1×10^9 times of writing.

FIG. 22B illustrates the relationship between the potential of the wiring corresponding to the fifth wiring which is needed to turn on the transistor 160 in high-state wiring and low-state writing, and the number of times of rewriting. In FIG. 22B, the horizontal axis shows the number of times of rewriting and the vertical axis

shows the potential of the wiring corresponding to the fifth wiring, that is, the apparent threshold voltage $V_{th}\left(V\right)$ of the transistor 160.

[0271]

Note that a threshold voltage can be generally obtained by the tangent method. Specifically, in the graph where the horizontal axis shows the gate voltage Vg and the vertical axis shows the square root of the drain current Id, the tangent to the point of maximum slope of the curve is obtained. The horizontal axis (the value of the gate voltage Vg) intercept of the tangent is the threshold voltage V_{th} . Also in FIG 22B, the apparent threshold voltage V_{th} was obtained by the tangent method.

10 [0272]

5

The memory window widths obtained from FIG. 22B are given in Table 1. Note that the memory window width, which was obtained by calculation, is the difference between the apparent threshold voltage V_{th_H} of the transistor 160 in high-state writing and the apparent threshold voltage V_{th_L} of the transistor 160 in low-state writing.

15 [0273] [Table 1]

number of times of writing	1×10 ⁰	1×10 ¹	1×10 ²	1×10 ³	1×10 ⁴	1×10 ⁵	1×10 ⁶	1×10 ⁷	1×10 ⁸	1×10 ⁹
memory window width	6.06	6.00	6.01	6.01	6.04	6.00	5.98	6.01	5.96	5.96

[0274]

20

As is seen in Table 1, in the memory cell of this example, the difference between the memory window widths before and after 1×10^9 times of writing is 2 % or less, specifically 1.68 %. Therefore, it is found that the semiconductor device is not deteriorated at least by 1×10^9 times of writing.

[0275]

FIG. 22C shows the relationship between the number of times of rewriting and the mutual conductance (gm) of the memory cell. In FIG. 22C, the horizontal axis shows the number of times of rewriting, and the vertical axis shows the mutual

conductance (gm).

[0276]

5

10

15

A decrease in the mutual conductance (gm) of the memory cell has an influence such as difficulty in discrimination between a written state and an erased state. As shown in FIG. 22C, it is found that hardly any change in gm of the memory cell of this example can be observed even after 1×10^9 times of rewriting. Thus, it can be said that the semiconductor device according to this example is a highly reliable semiconductor device which is not deteriorated even by 1×10^9 times of rewriting.

As described above, characteristics of the memory cell according to one embodiment of the disclosed invention are not changed even when storing and writing of data are repeated as many as 1×10^9 times, and the memory cell has extremely high writing durability. That is, it can be said that a memory cell having excellent reliability and a semiconductor device which incorporates the memory cell and has excellent reliability are realized according to an embodiment of the disclosed invention.

This application is based on Japanese Patent Application serial no. 2010-035386 filed with Japan Patent Office on February 19, 2010, the entire contents of which are hereby incorporated by reference.

CLAIMS

1. A semiconductor device comprising:

a write word line;

5 a read word line;

a bit line;

a source line;

a signal line;

a memory cell array including a plurality of memory cells;

10 a first driver circuit;

15

20

25

30

a second driver circuit; and

a potential conversion circuit,

wherein one of the plurality of memory cells comprises:

a first transistor including a first gate, a first source, a first drain, and a first channel formation region;

a second transistor including a second gate, a second source, a second drain, and a second channel formation region; and

a capacitor,

wherein the first channel formation region comprises a semiconductor material containing silicon, and the second channel formation region comprises an oxide semiconductor material,

wherein the first gate is electrically connected to one of two electrodes of the capacitor and one of the second source and the second drain,

wherein the capacitor is configured to hold a voltage between the two electrodes of the capacitor by turning off the second transistor,

wherein the first driver circuit is electrically connected to one of the first drain and the first source through the bit line and electrically connected to the other of the second drain and the second source through the signal line,

wherein the second driver circuit is electrically connected to the other of the two electrodes of the capacitor through the read word line and electrically connected to the second gate through the write word line, and

wherein the potential conversion circuit outputs a potential lower than a

reference potential to the second driver circuit.

2. A semiconductor device comprising:

a write word line;

5 a read word line;

a bit line;

a source line;

a signal line;

a memory cell array including a plurality of memory cells;

10 a first driver circuit;

15

20

25

30

a second driver circuit; and

a potential conversion circuit,

wherein one of the plurality of memory cells comprises:

a first transistor including a first gate, a first source, a first drain, and a first channel formation region;

a second transistor including a second gate, a second source, a second drain, and a second channel formation region; and

a capacitor,

wherein the first channel formation region includes a semiconductor material different from a semiconductor material of the second channel formation region,

wherein the first gate is electrically connected to one of two electrodes of the capacitor and one of the second source and the second drain,

wherein the capacitor is configured to hold a voltage between the two electrodes of the capacitor by turning off the second transistor,

wherein the first driver circuit is electrically connected to one of the first drain and the first source through the bit line and electrically connected to the other of the second drain and the second source through the signal line,

wherein the second driver circuit is electrically connected to the other of the two electrodes of the capacitor through the read word line and electrically connected to the second gate through the write word line, and

wherein the potential conversion circuit outputs a potential lower than a reference potential to the second driver circuit.

- 3. A semiconductor device comprising:
- a write word line;
- a read word line;
- 5 a bit line;

15

20

25

30

- a source line;
- a signal line;
- a memory cell array including a plurality of memory cells;
- a first driver circuit;
- 10 a second driver circuit; and
 - a potential conversion circuit,

wherein one of the plurality of memory cells comprises:

a first transistor including a first gate, a first source, a first drain, and a first channel formation region;

a second transistor including a second gate, a second source, a second drain, and a second channel formation region; and

a capacitor,

wherein the first channel formation region includes a semiconductor material different from a semiconductor material of the second channel formation region,

wherein the first gate is electrically connected to one of two electrodes of the capacitor and one of the second drain and the second source,

wherein the capacitor is configured to hold a voltage between the two electrodes of the capacitor by turning off the second transistor,

wherein the first driver circuit is electrically connected to one of the first drain and the first source through the bit line and electrically connected to the other of the second drain and the second source through the signal line,

wherein the second driver circuit is electrically connected to the other of the two electrodes of the capacitor through the read word line and electrically connected to the second gate through the write word line, and

wherein the potential conversion circuit outputs a potential lower than a reference potential and a potential higher than a power supply potential to the second driver circuit.

- 4. The semiconductor device according to claim 1, wherein the plurality of memory cells is connected in parallel between the bit line and the source line.
- 5. The semiconductor device according to claim 2, wherein the plurality of memory cells is connected in parallel between the bit line and the source line.

5

10

15


25

- 6. The semiconductor device according to claim 3, wherein the plurality of memory cells is connected in parallel between the bit line and the source line.
- 7. The semiconductor device according to claim 2, wherein the second channel formation region of the second transistor includes an oxide semiconductor.
- 8. The semiconductor device according to claim 3, wherein the second channel formation region of the second transistor includes an oxide semiconductor.
 - 9. The semiconductor device according to claim 1, wherein the first driver circuit comprises a delay circuit electrically connected to the signal line.
- 20 10. The semiconductor device according to claim 2, wherein the first driver circuit comprises a delay circuit electrically connected to the signal line.
 - 11. The semiconductor device according to claim 3, wherein the first driver circuit comprises a delay circuit electrically connected to the signal line.
 - 12. The semiconductor device according to claim 1, wherein the second driver circuit includes a level shift circuit electrically connected to the potential conversion circuit and the write word line or the read word line.
- 30 13. The semiconductor device according to claim 2, wherein the second driver circuit includes a level shift circuit electrically connected to the potential conversion circuit and the write word line or the read word line.

14. The semiconductor device according to claim 3, wherein the second driver circuit includes a level shift circuit electrically connected to the potential conversion circuit and the write word line or the read word line.

FIG. 1A-1

FIG. 1B






FIG. 2A







FIG. 2B










FIG. 6A




FIG. 6B




FIG. 6C





FIG. 6D



7/16

FIG. 7A




FIG. 7B






FIG. 8





10/26

FIG. 10A





FIG. 10B



11/26

FIG. 11A




FIG. 11B




FIG. 11C





FIG. 11D



12/26




FIG. 12B






FIG. 12C










FIG. 13C




FIG. 13D




FIG. 14A

14/26




FIG. 14B






FIG. 14C



15/26








FIG. 15D 747
743
742
749
745
746
740
750

FIG. 15B 715





744

FIG. 15C




FIG. 15F




FIG. 16




FIG. 17




FIG. 18





FIG. 19



20/26

FIG. 20





FIG. 21



22/26

FIG. 22A




FIG. 22B





FIG. 22C



times of writing

FIG. 23A






FIG. 23B

FIG. 23C




24/26





25/26





26/26

EXPLANATION OF REFERENCE

100: substrate, 102: protective layer, 104: semiconductor region, 106: element isolation insulating layer, 108: gate insulating layer, 110: gate electrode, 116: channel formation region, 120: impurity region, 122: metal layer, 124: metal compound region, 128: insulating layer, 130: insulating layer, 142a: source or drain electrode 142b: source or drain electrode 143a: insulating layer, 143b: insulating layer, 144: oxide semiconductor layer, 146: gate insulating layer, 148a: gate electrode, 148b: electrode, 150: insulating layer, 152: insulating layer, 154: electrode, 156: wiring, 160: first transistor, 162: second transistor, 164: capacitor, 170: memory cell, 180: potential conversion circuit, 190: driver circuit, 192: driver circuit, 202: control circuit, 204: delay circuit, 206: buffer circuit, 208: circuit, 210: decoder, 212: control circuit, 214L1: step-down level shifter, 214L2: step-down level shifter, 214L3: step-down level shifter, 214H: step-up level shifter, 216: buffer circuit, 218: buffer circuit, 701: housing, 702: housing, 703: display portion, 704: keyboard, 711: main body, 712: stylus, 713: display portion, 714: operation button, 715: external interface, 720: electronic book, 721: housing, 723: housing, 725: display portion, 727: display portion, 731: power switch, 733: operation key, 735: speaker, 737: hinge, 740: housing, 741: housing, 742: display panel, 743: speaker, 744: microphone, 745: operation key, 746: pointing device, 747: camera lens, 748: external connection terminal, 749: solar cell, 750: external memory slot, 761: main body, 763: eyepiece, 764: operation switch, 765: display portion, 766: battery, 767: display portion, 770: television set, 771: housing, 773: display portion, 775: stand, 780: remote controller, 800: measurement system, 802: capacitor, 804: transistor, 805: transistor, 806: transistor, 808: transistor, 1100: p-type transistor, 1110: n-type transistor, 1120: n-type transistor, 1130: p-type transistor, 1140: n-type transistor, 1150: n-type transistor, 1160: p-type transistor, 1170: n-type transistor, 1180: p-type transistor, 1190: n-type transistor, 1200: p-type transistor, 1210: p-type transistor, 1220: n-type transistor, 1230: p-type transistor, 1240: p-type transistor, 1250: n-type transistor, 1260: p-type transistor, 1270: n-type transistor, 1280: p-type transistor, 1290: n-type transistor, 1300: transistor, 1310: transistor, 1320: transistor, 1330: transistor, 1340: transistor, 1350: capacitor, 1360: capacitor, 1370: capacitor, 1380: capacitor, 1390: transistor, 1400: transistor, 1410: transistor, 1420: transistor, 1440: transistor, 1450: capacitor, 1460: capacitor, 1470; capacitor, 1480; capacitor, and 1490; transistor.

INTERNATIONAL SEARCH REPORT

International application No. PCT/JP2011/052197

A. CLASSIFICATION OF SUBJECT MATTER

Int.Cl. See extra sheet

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

Int.Cl. G11C11/405, G11C11/407, H01L21/8242, H01L21/8247, H01L27/10, H01L27/108, H01L27/115

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Published examined utility model applications of Japan 1922-1996
Published unexamined utility model applications of Japan 1971-2011
Registered utility model specifications of Japan 1996-2011
Published registered utility model applications of Japan 1994-2011

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.	
Y	JP 2002-368226 A (SHARP KABUSHIKI KAISHA) 2002.12.20, Paragraphs 0045-0054, Fig.8 (Family: None)	1-14	
Y	US 2002/0114186 A1 (Yutaka ITO) 2002.08.22, Paragraphs 0038-0043, Fig.1 & JP 2002-245777 A	1-14	
Y	EP 1134811 A1 (JAPAN SCIENCE AND TECHNOLOGY CORPORATION) 2001.09.19, Paragraphs 0043-0045, Fig.8 & JP 2000-150900 A & US 6727522 B1 & WO 2000/030183 A1	1-14	
A	US 6576943 B1 (HITACHI, LTD.) 2003.06.10, Column 15, line 10 to column 16, line 47, Figs.10, 11 & JP 2000-269457 A & WO 2000/055920 A1	1-14	

V	Further documents are listed in the continuation of Box C.	ĩ	See patent family annex.	
1	Special categories of cited documents: document defining the general state of the art which is not considered to be of particular relevance		later document published after the internati priority date and not in conflict with the app understand the principle or theory underlying th	
"E"	 "E" earlier application or patent but published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed 		be considered novel or cannot be considered to involve an inventive step when the document is taken alone	
			"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art	
Date of the actual completion of the international search		Date of mailing of the international search report		
22.04.2011		10.05.2011		
Name and mailing address of the ISA/JP		Aut	horized officer	5N 8840
Japan Patent Office			KAZUYOSHI HOTTA	
3-4-3, Kasumigaseki, Chiyoda-ku, Tokyo 100-8915, Japan		Telephone No. +81-3-3581-1101 Ext. 3585		

INTERNATIONAL SEARCH REPORT

International application No. PCT/JP2011/052197

Category* Citation of document, with indication, where appropriate, of the relevant passages Relevant to claim No A US 6452858 B1 (HITACHI, LTD.) 2002.09.17, Column 19, line 35 to column 20, line 47, Figs.11, 12 & JP 2001-195879 A
Column 19, line 35 to column 20, line 47,

INTERNATIONAL SEARCH REPORT

International application No. PCT/JP2011/052197

CLASSIFICATION OF SUBJECT MATTER G11C11/405(2006.01)i, G11C11/407(2006.01)i, H01L2 H01L21/8247(2006.01)i, H01L27/10(2006.01)i, H01L2	21/8242 (2006. 01) i,
H01L21/8247(2006.01)i, H01L27/10(2006.01)i, H01L2 H01L27/115(2006.01)i	27/108 (2006. 01) i,