



(51) International Patent Classification:

G02B 6/12 (2006.01) G02B 6/36 (2006.01)
G02B 6/35 (2006.01)

(21) International Application Number:

PCT/US2017/023429

(22) International Filing Date:

21 March 2017 (21.03.2017)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

62/311,302 21 March 2016 (21.03.2016) US

(71) Applicant: **KAIAM CORP.** [US/US]; 39677 Eureka Dr., Newark, California 94560 (US).

(72) Inventors: **PEZESHKI, Bardia**; 39677 Eureka Dr., Newark, California 94560 (US). **HEANUE, John**; 39677 Eureka Dr., Newark, California 94560 (US). **SOLDANO, Lucas**; 39677 Eureka Dr., Newark, California 94560 (US). **AMSDEN, Charles**; 39677 Eureka Dr., Newark, California 94560 (US).

(74) Agents: **CAVANAGH, Daniel M.** et al.; Suite 275, 16755 Von Karman Ave., Irvine, California 92606 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT,

HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Declarations under Rule 4.17:

- as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii))
- as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii))

Published:

- with international search report (Art. 21(3))
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments (Rule 48.2(h))

(54) Title: OPTICAL INTERCONNECT HAVING OPTICAL SPLITTERS AND MODULATORS INTEGRATED ON SAME CHIP




FIG. 15

(57) Abstract: A switch module includes a switch integrated circuit (IC), an InP chip, and a planar lightwave circuit (PLC). The InP chip may include a plurality of light sources, an optical splitter, and a plurality of modulators.

WO 2017/165427 A1

**OPTICAL INTERCONNECT HAVING OPTICAL SPLITTERS AND MODULATORS
INTEGRATED ON SAME CHIP**

BACKGROUND OF THE INVENTION

[0001] The present application relates generally to fiber optic communications and more particularly to switching devices having fiber optic connections.

[0002] Much of our cloud based infrastructure is based on storage and processing of data by large numbers of servers in data centers. These servers are connected through a switch network in various configurations. A typical topology might be large groups of 96 servers in a rack connected to a top of rack (TOR) switch. These TOR switches are connected to an aggregation or leaf switch, which in turn is connected to a spine switch. The spine switches are interconnected to form a huge network where every server can connect with every other up and down various links in the system. Generally, with current technology, the servers are connected to the top of rack switch with 10Gb/s Ethernet copper links, while the spine switches are connected to each other with 40Gb/s or 100Gb/s fiber optics. As datacenters are becoming larger and speeds are increasing, there is a trend in interconnects from active optical cable and multimode fiber to single mode fiber that has higher performance.

[0003] The switch modules themselves are relatively simple in principle. At their core there is one or more high speed switch ICs that move packets of data based on their address from one lane to another. The latest generation high performance switch ICs may have 128 lanes of 25Gb/s in each lane, composing 3.2Tb of data flowing in and out of a central switch IC. Data enters and exits the switch modules through a front panel via optical transceivers, with typically each fiber carrying 40Gb/s or 100Gb/s in 4 wavelength lanes of 4x10Gb/s or 4x25Gb/s. These transceivers generate or receive optical signals, and, especially those running at higher speeds,

may include clock and data recovery (CDR) circuits that regenerate the signals. The transceivers are connected to the central switch IC using electrical links that are routed on a main board and up into an electronics package of the switch IC. Since high speed signals degrade rapidly during only a few inches of travel, CDRs may be used repeatedly in electrical interconnects. The switch
5 chip itself generally includes CDRs as well. Moreover, the CDRs may also require use of equalization circuits to provide signal conditioning prior to clock and/or data recovery. Given the large number of lanes, the interconnect density and power consumption of the module can be a bottleneck to the system.

[0004] FIG. 1B shows a front 155 of a switch enclosure. The switch enclosure will generally
10 include a switch IC, generally in a large heatsink. Power consumption can be around 200W for this IC, so it generally requires a large heatsink and good airflow. The switch enclosure generally also includes power supplies and fans for cooling. As may be seen in FIG. 1B, the front panel is covered almost entirely with sockets 151a-n for optical transceivers, and may also include sockets 153 for other purposes. The cost of the optical transceivers can be substantial
15 and sometimes even more costly than the switch. Switch vendors are typically gated by front panel density of these transceivers, and depending on whether the switch is used for top-of-rack, leaf, or spine, the number of ports can be anywhere from a few to hundreds. Note that the front panel of the switch module is covered entirely with transceivers.

[0005] As the switch ICs improve in performance, the switch modules are even more
20 constrained by the constraints of the architecture. Current switch ICs with 128 lanes of 25Gb/s may double to 256 lanes of 25Gb/s, that may in turn double to 256 lanes of 50Gb/s, presumably each 50Gb/s lane actually running at 25Gigabauds but using advanced PAM4 modulation that

doubles the bandwidth. As the number of lanes and modulation speeds increase, generally so does a need for equalization and power consumption.

[0006] Thus the conventional switch is seriously limited by the architecture of a central switch IC connected to optical transceivers in the front panel, and the constraints are increasing with
5 newer generations of switches. These constraints may include:

[0007] - Cost of the optical transceivers.

[0008] - Power consumption, where perhaps 30%-50% of the total power is expended in equalizing/regenerating electrical signals as data is transferred back and forth from the switch IC and in/out of the transceivers. A considerable amount of power may be consumed by the optical
10 transceivers on the front panel, where airflow is often restricted.

[0009] - Panel density – the size of the transceivers is such that one can only get a limited number on the front panel and thus only a limited bandwidth out of the front panel of the switch.

BRIEF SUMMARY OF THE INVENTION

[0010] Aspects of the invention provide a switch module comprising: a switch integrated
15 circuit (IC) chip including a switch for routing inputs to outputs of the switch IC chip; a silicon photonics chip including photodetectors for use in converting first optical signals to first electrical signals and modulators for modulating second optical signals in accordance with second electrical signals, outputs of the photodetectors being coupled to inputs of the switch IC chip and outputs of the switch IC chip being coupled to the modulators; a planar lightwave
20 circuit (PLC) optically coupled to the photodetectors and modulators of the silicon photonics chip.

[0011] Aspects of the invention provide a switch module comprising: a switch integrated circuit (IC) configured to receive and transmit electrical signals, with the electrical signals routed

between various inputs and outputs of the switch IC; a silicon photonics chip coupled to the switch IC, the silicon photonics IC configured to convert optical signals to electrical signals provided to the switch IC and to modulate light from a light source based on electrical signals received from the switch IC; a planar lightwave circuit (PLC) chip comprising: a plurality of
5 first waveguides, each configured to receive light from at least one of a plurality of light sources and output the at least one of the plurality of light sources to the silicon photonics chip; and a multiplexer having a plurality of inputs and an output, the multiplexer configured to produce an optical signal on a wavelength selective basis using modulated light provided by the silicon photonics chip.

10 [0012] These and other aspects of the invention are more fully comprehended upon review of this disclosure.

BRIEF DESCRIPTION OF THE FIGURES

[0013] Aspects of the disclosure are illustrated by way of examples.

[0014] FIG. 1A is a block diagram of a switch module in accordance with aspects of the
15 invention.

[0015] FIG. 1B (prior art) shows a switch enclosure with a switch IC and with sockets for optical transceivers.

[0016] FIG. 2 illustrates a switch package comprising a switch IC and optical modules in accordance with aspects of the invention.

20 [0017] FIG. 3 shows the architecture using a silicon photonics IC that has built in modulators and a receiver, together with the electronics.

[0018] FIG. 4 shows an angle polished PLC that is directly connected to an MTP or arrayed fiber connector.

[0019] FIG. 5 shows a quad architecture where four lasers are coupled into an array of four assemblies somewhat similar to the previously described architecture.

[0020] FIG. 6 shows a potential routing on the PLC.

[0021] FIG. 7 shows the complete assembly of 8 modules, each running with 16 lanes of
5 400Gb/s packages together with the switch IC.

[0022] FIG. 8 illustrates a PLC that includes backup lasers in accordance with aspects of the invention.

[0023] FIG. 9 illustrates a PLC that can provide the feedback necessary for locking wavelength of lasers in accordance with aspects of the invention.

10 [0024] FIG. 10 illustrates gain chips coupled to a PLC in accordance with aspects of the invention.

[0025] FIG. 11 illustrates a structure of a quad architecture similar to the previously described architecture in accordance with aspects of the invention.

[0026] FIG. 12 shows a structure of a further architecture in accordance with aspects of the
15 invention.

[0027] FIG. 13 is a diagram of a light source integrated with a modulator in accordance with aspects of the invention.

[0028] FIG. 14 is a further diagram of light sources integrated with modulators on a chip in accordance with aspects of the invention.

20 [0029] FIG. 15 illustrates a system in accordance with aspects of the invention.

[0030] FIG. 16 illustrates a system that couples a Silicon Photonics chip to laser arrays using MEMS coupling in accordance with aspects of the invention.

DETAILED DESCRIPTION

[0031] FIG. 1 is a block diagram of a switch module in accordance with aspects of the invention. The switch module includes a switch IC chip 111, a silicon photonics chip 121, and a PLC 123. A light source module 125 is coupled to the PLC, as is a connector 127 for fiber optic lines. The switch IC chip and the silicon photonics chip are electrically coupled so as to pass electrical data between themselves, while the silicon photonics chip and PLC are configured to pass optical data between themselves. The light source module, which for example may include a plurality of lasers or optical gain chips, is also optically coupled to the PLC.

[0032] In operation, the switch module receives and transmits optical data over the fiber optic lines. The received optical data is provided to the silicon photonics chip by the PLC, with the silicon photonics chip converting the received optical data to received electrical data. The received electrical data is passed to the switch IC chip, which determines routing of the data, which may include routing of at least some of the data back to the silicon photonics chip as electrical data for transmission. The silicon photonics chip converts the electrical data for transmission to optical data for transmission, using for example light from the light source module, which is provided to the silicon photonics chip by the PLC. The optical data for transmission is passed through the PLC to the connector 127, and sent over the fiber optic lines.

[0033] The switch IC chip includes a switch 113, which routes data between switch inputs and switch outputs. The routing of the data is generally controlled by a switch IC chip processor 115, which for example may utilize information of the data, for example in packet headers, as well as routing table maintained by the processor in determining routing of the data between switch inputs and switch outputs.

[0034] As illustrated in FIG. 1, four transmit/receive chains are shown as coupled to the switch 113. In most embodiments, however, many more transmit/receive chains would be coupled to the switch. Similarly, although each transmit/receive chain is shown as including Media Access Control (MAC) circuitry 117a-d and physical layer (PHY) circuitry 119a-d, in various embodiments various buffers, priority queues, and other circuitry may be interposed between the MAC circuitry and the switch.

[0035] Also as illustrated in FIG. 1, only a single silicon photonics chip and PLC pair are explicitly shown, with the four illustrated transmit/receive chains of the switch IC chip providing data to and receiving data from the silicon photonics chip. In most embodiments, however, additional silicon photonics chip and PLC pairs would also be provided.

[0036] The switch module itself, in many embodiments, would be within an enclosure, which would also generally include power supplies, cooling fans, potentially a CPU module, and possibly other items. A front panel of the enclosure may also provide connectors for fiber optic lines. In general, however, unlike the situation discussed with respect to FIG. 1B, the front panel would not be equipped with optical transceivers, as the silicon photonics chip and PLC pairs may be considered as generally performing functions which would otherwise be performed by the optical transceivers.

[0037] FIG. 2 illustrates a switch package comprising a switch IC and optical modules in accordance with aspects of the invention. A central package 211 contains the optical IC also contains the optical/electrical (OE) conversion modules 215 that convert the electrical IO of the switch chip 213 to optical signals. They are cooled by a common central heatsink (not shown) and are connected to the front of the switch with an optical fiber. At the front panel of the switch there is no need for transceivers, since a patch panel 219 connects inside fiber links 217 to

outside fiber links 221. Since signals are routed optically from the switch IC to the front panel, there is almost no degradation and, in many embodiments, no need for signal equalization. The electrical link between the IC and the OE modules are very short and therefore may not require reshaping, or in some embodiments retiming. Eliminating these equalization circuits saves
5 considerable amount of power and complexity. In addition, front panel density may be increased since patch panels can be connected very tightly and one can get much denser IO than when using optical transceiver subassemblies. There is no heat generated in the front panel, where cooling is harder. The OE modules that generate heat, do so at the center of the board where there is room for a large heatsink and good airflow. Since no extra packaging is required for the
10 electronics of the transceivers, and equalization circuitry may often be omitted, and CDR circuitry complexity also possibly reduced, the OE modules are cheaper than transceivers and thus the overall cost of a populated switch is much cheaper with this configuration.

[0038] Previously such a configuration was not possible because of certain limitations of optoelectronic devices. The density of electrical signals is very high in and out of the switch IC.
15 If one devotes a single fiber to each electronics lane, one would need many fibers and the solution becomes unwieldy. For example for the previously described switch with 128 lanes of 25Gb/s, there would be the need for 128 input fibers and 128 output fibers. Fiber optic alignment, especially single mode fiber alignments requires very tight tolerances. This increases the complexity and the packaging cost. One can reduce the number of fibers by using lasers of
20 different wavelengths and multiplexing the different wavelengths into a smaller number of fibers, with each fiber carrying 4 or 8 wavelengths. This reduces the fiber count by the same amount. However, devices used to multiplex wavelengths tend to be either complicated or temperature sensitive. As we noted previously, the switch IC generates considerable optical

power and therefore temperature could be an issue. An additional issue with temperature is that lasers do not operate well at high temperature, especially lasers that can be modulated at high speed. Placing such lasers on top of the switch IC or in near proximity means the lasers run hot and are therefore inefficient and perhaps slow.

5 [0039] Architectures discussed herein generally route optical signals directly to a switch IC, by way of a silicon photonics chip and considerably simplify the switch in datacenter applications and more generally in electronics where high speed signals are to be routed.

[0040] FIG. 3 shows an architecture for optical interconnect applications that includes optical wavelength multiplexers and demultiplexers in a glass PLC and optical modulators in silicon.

10 The architecture uses a silicon photonics IC 301 that has built in modulators and a receiver, together with electronics. The configuration actually includes two separate chips, that are for example bonded together with a copper pillar process. The lower chip is the silicon photonics optical chip that includes grating couplers to allow the light to enter and exit the chip, germanium detectors to receive the input light and modulators to impose a signal on the optical

15 channels for the transmitter. The top chip is an electronics chip that contains amplifiers, drivers and CDRs. Input data comes in four wavelength lanes through one input fiber 305. The light is demultiplexed by a PLC 303 into four separate waveguides. The PLC is polished at an angle such that the four separate wavelengths in four separate waveguides are reflected downwards into a silicon photonics chip, where there are four grating couplers. These grating couplers send

20 the light into four waveguides into the silicon photonics chip where they are received by germanium photodetectors, which provide electrical signals. The electrical signals are amplified by a TIA, and in some embodiments equalized and clocked by a CDR and exit the silicon photonics chip assembly. For the transmit fiber 307, there are four continuous wave (CW) (or

always on) lasers are coupled to four waveguides in the PLC. The light from these waveguides are deflected down by the same angle polish into the silicon photonics chip and enter waveguides in the silicon photonics chip through grating couplers. The light in the four waveguides are then modulated by data signals and exit the chip through grating couplers, once
5 again entering the PLC. The PLC contains a transmit AWG that multiplexes the channels together into a single output, provided to the transmit fiber 307.

[0041] This particular architecture is very useful for hybrid integration with silicon ICs. In various embodiments:

[0042] - The wavelength multiplexer and demultiplexer is made from glass waveguides on a
10 silicon wafer (PLCs). These structures are relatively temperature insensitive and therefore are generally not affected by the high power dissipation from the silicon switch IC.

[0043] - The lasers are made of Indium Phosphide and are CW lasers, not modulated lasers. Such lasers are also relatively temperature insensitive, compared to modulated lasers or lasers made of composite materials directly on the silicon wafer. In some embodiments the light
15 sources are gain chips using reflective element in the PLC.

[0044] The lasers are on a different side and somewhat away from the silicon IC. This allows the lasers to be cooled and keeps the RF signals and DC signals separated.

[0045] Connecting fibers to PLCs is a well established technology and can be done easily in an automated manner. Similarly the architecture is well suited to MEMS based alignment for the
20 coupling of lasers 309 to the PLCs. This is an efficient and automated way of coupling light into the PLC.

[0046] FIG. 4 shows an angle polished PLC 403 that is directly connected to an MTP or arrayed fiber connector 401. The individual cores of fibers in the connector are epoxied to the PLC such that light from those fibers are coupled to the waveguides of the PLC.

[0047] FIG. 5 shows a quad architecture where four lasers are coupled into an array of four assemblies somewhat similar to the previously discussed architecture. Four lasers 505 are coupled to the side of the PLC 503 using MEMS coupling, for example as discussed in U.S. Patent Application No. 14/621,273 filed on February 12, 2015 entitled PLANAR LIGHTWAVE CIRCUIT ACTIVE CONNECTOR, and/or U.S. Patent No. 8,346,037 issued on January 1, 2013 entitled MICROMECHANICALLY ALIGNED OPTICAL ASSEMBLY, the disclosures of which are incorporated herein by reference for all purposes. The signals from the four lasers are routed on the PLC to a quad version of the silicon photonics chip 507 previously discussed. Since each silicon photonics chip modulates four channels, there are 16 different lanes of output. These go into 4 transmit fibers, each fiber containing four wavelengths. The receive side is similar with 16 lanes entering, broken down into 4 waveguides with 4 wavelengths in each. The MTP connector 500 thus has 4 input waveguides and 4 output waveguides. If each lane is modulated at 25Gb/s, that yields 400Gb/s in and out of the assembly.

[0048] FIG. 6 shows an example routing on the PLC. Light from each of the CW lasers 621 is split into 4 waveguides 623. The light is the coupled into the silicon photonics chips where they are modulated, using data signals provided to the silicon photonics chips. The modulated light is combined into 4 output waveguides 625, each waveguide containing four wavelengths. Note that there are different configurations possible, but with the same result. For example the splitters could be implemented in the PLC or in the silicon photonics chip. Similarly, the same wavelength could be sent to all four modulators in one chip or all four wavelengths could be sent

to all four modulators on one chip. In general, the outputs are sorted such that each waveguide output at the end contains all four wavelengths. In FIG. 6 only the transmit paths are shown, not the receive paths, and only a fraction of the waveguides are shown for simplicity. However, the PLC would contain four splitters to take the light from the 4 CW lasers and break them up into 5 16 lanes. It would also contain 4 AWGs, or one cyclic AWG to take the 16 modulated channels and combine them into four output waveguides. On the receive side, the PLC would contain four AWGs or a cyclic AWG that would take the 4 inputs each input with 4 wavelengths into 16 channels for the receiver.

[0049] FIG. 7 shows the complete assembly of 8 modules, each running with 16 lanes of 10 400Gb/s packaged together with the switch IC 713. This provides 3.2Tb/s input and output to the switch IC. There are 8 MTP connectors 700, each of which has at least 4 transmit fibers, 4 receive fibers, each fiber carrying 100Gb/s either in or out. These MTP connectors would be connected to the front panel of the switch module using fibers. The front panel of the switch module would then be simply a patch panel, either with MTP connectors or broken up into 4 15 separate dual single mode fibers with potentially LC connectors. Note that even though there are 32 input and 32 output fibers and each fiber containing 4 wavelength lanes, that there are only 8 lasers of each wavelength. The lasers are separated somewhat from the switch IC and heatsunk to the metallic base plate. A metallic cover 715 also helps spread the heat, such that the heat from the switch IC is dissipated and the lasers stay relatively cool. As CDRs for signals passed 20 between the silicon photonics modulators and the switch IC in various embodiments cannot include or have associated equalization circuits, can be lower performance than generally used for 40GHz signals (or 10 GHz signals in various embodiments), or in some embodiments be switched off completely or omitted, the overall power consumption is reduced considerably,

leading to less heating. With current technology, we expect each 100G module to consume about 1.5W with no CDRs, such that 32 such modules would consume about 50W or so. The switch IC would consume about 200W.

[0050] FIG. 8 illustrates a PLC that includes backup lasers in accordance with aspects of the invention. There are a number of variations in this architecture. For example, for additional reliability, one could insert backup lasers 831 into the system. Should a laser fail, the electronics could turn on a backup laser. These backup lasers could be connected to the system with a 3dB coupler – which would incur an additional 3dB loss. Alternatively, since the coarse wavelength division multiplexed grid is relatively broad, lasers of slightly different wavelengths could be wavelength multiplexed together with a low loss filter. The lasers would be close enough in wavelength such that either would fit in the same slot in the CWDM band. The simplest option is using an optical switch 833 in the PLC that would be much lower loss, but would use active control. Such optical switches can easily be implemented using a thermo-optic directional coupler or Mach-Zehnder architecture. Such a configuration is shown in FIG. 8. Not shown in the figures are monitor photodiodes that would likely be implemented either in the silicon photonics or as separate elements on the PLCs. These monitor diodes would report if a laser has failed and would direct the electronics control to switch on a backup laser. Implementing the routing for such on the PLC is straightforward.

[0051] FIG. 9 illustrates a PLC that can provide feedback for locking wavelength of lasers in accordance with aspects of the invention. The PLC is an excellent platform for integration and in fact the PLC can provide the feedback for locking the wavelength of the lasers. This makes the backup laser option very easy. FIG. 9 shows a schematic of such an implementation. In this case for each channel a primary and a secondary gain chip are coupled to a PLC. The gain chip

does not have a grating or reflective facet coating in front, such that the light passes unimpeded from the semiconductor waveguide in to the PLC. The PLC contains a wavelength routing component such as an AWG 901 and at the output of this component there is a reflective element 903. This could be a Bragg grating, or simply a reflective coating (generally partially reflecting) on the PLC facet. Thus the gain chip lases through the PLC. This PLC would have channels that are closely spaced, such that the primary and the secondary gain elements would lase at slightly different wavelengths, but both would be within the passband of the communication channels. Thus if the primary laser 921 fails, perhaps due to degradation in the InP gain element, the secondary channel 931 would be activated. This would be a very slightly different wavelength but within the required band. All the wavelength channels would be backed up this way and the light would enter the silicon photonics chip to be modulated. The modulated channels would exit the silicon photonics chip and be multiplexed together with a second AWG, one with wider channel spacings corresponding to the system requirements (for example 20nm for standard CWDM channels).

15 [0052] Another possibility would be to run both lasers simultaneously, such that each laser is running at a lower power, thus assuring greater reliability – thus there may be no need for backup laser. In fact a number of lasers, for example three, four, or more, can be “spectrally combined” in this way to yield much higher powers if needed for silicon photonics applications. If a larger number of lasers are combined, then the potential failure of a single laser is not catastrophic as it reduces the power by a smaller fraction.

20 [0053] The ability of the PLC to lock the wavelengths of gain elements is a very powerful tool and can be helpful when the number of channels go up and wavelength spacing of the lasers becomes narrower. In general, DFB laser wavelength is set by the grating in the DFB laser, and

changes with temperature as the refractive index of the semiconductor changes with temperature at values roughly corresponding to 0.1nm/C. For data center applications, channels spacings are CWDM or Course wavelength division multiplexed, spaced at 20nm or so. This allows the lasers to change wavelengths by 80C or ~8nm without overlapping adjacent channels. However, if there is a desire to increase channel numbers from 4 to 16 or more, channel spacing may be reduced. This may necessitate a thermoelectric cooler to stabilize the laser wavelengths. For example there is another wavelength plan LAN-WDM that is 800GHz or roughly 4.5nm.

[0054] Alternatively one could use a PLC to stabilize the wavelength of a gain chip before coupling it to the silicon modulator. Schematically it may look like FIG. 10. An array of eight gain chips 1011 in the 1310nm band are coupled to a PLC 1013. Within the PLC there are eight wavelength dependent structures that would feedback a different wavelength to each gain chip. For example these could be ring resonators as shown where the output of the gain chip couples to a ring (e.g. 1017a...h), and a single wavelength is transmitted. This transmitted wavelength then routed to a top side 1019 of the PLC chip that is high reflectivity (HR) coated and therefore is reflected back through the ring and back to the gain chip. The gain chip therefore lases through the PLC at the wavelength corresponding to the ring. There is a tap (e.g. 1021) also on the output of the laser that couples power to the output going to the silicon photonics. For an 8 channel system for a 400G application, the wavelengths of the resonators would nominally be 1263.55nm, 1277.89nm, 1282.26nm, 1286.66nm, 1295.56nm, 1300.05nm, 1304.58nm, 1309.14nm. However, since the index change of the glass with temperature is only 0.01nm/C, these would only change 0.8nm over 80C, and would be less than 20% of the band difference, therefore no thermoelectric cooler is needed. The light exiting the silicon photonics would enter the PLC again and be multiplexed together as previously described. Of course there are a variety

of structures that could be used to get this implementation. Instead of ring resonators one could use AWGs or asymmetric mach-zehnder structures. Reflectors could be a coated side, a Bragg reflector, loop mirror, or reflection from a trench. Rather than a separate tap and reflector, one could use a partial reflector that transmits light to the output as well as reflects light back to
5 enable lasing.

[0055] The light sources of FIG. 10 could also have backup lasers as previously described. Alternatively, for higher reliability and the ability to replace failed components, the light source could be external to the entire assembly. The CW sources could be mounted in the front plate, such that if a light source fails, the CW source could easily be replaced. Given that the MTP
10 connectors typically have 12 fibers and four channel systems only use eight fibers (four signal input and four signal output), the extra four fibers could be used as CW laser sources. These external light sources could be simple DFBs or gain chips lasing through a PLC, or even lasers with backup as previously described.

[0056] Another simple modification to the design is to replace the MTP connectors with fiber
15 pigtails. In this case each 400G module would have 8 fibers attached to the PLC through a fiber V-groove assembly. These fibers would have connectors that would mate to the front plate. The advantage of such an approach is that it eliminates the connectors on the IC package that can be unreliable and lossy.

[0057] Other modifications are that the silicon switch IC could contain all the functionality of
20 the silicon photonics chip. So no separate ICs would be needed. The PLCs would mate directly to the silicon IC, as the switch chip would contain the modulators and receivers.

[0058] The configuration described herein is very scalable. One can increase or decrease the number of channels, vary the channel spacing, or change the modulation format. For example,

the silicon modulators could be run using PAM4 modulation instead of NRZ – but the physical architecture stays the same.

[0059] FIG. 11 illustrates a structure of a quad architecture, similar to the previously described architecture, in accordance with aspects of the invention. As shown in FIG. 11, the architecture includes a PLC 1105 having optical wavelength multiplexers 1123, optical wavelength demultiplexers 1125, output waveguides 1113a-d, and input waveguides 1131a-d. The architecture further uses a silicon photonics IC 1107 that includes modulator arrays 1115a-d and a receiver array 1121. The architecture also includes an electronics chip 1109 that comprises drivers 1117, TIAs 1119, and, in some embodiments, CDRs which may be incorporated with the drivers and the TIAs.

[0060] In operation, light sources 1111 illuminate the modulator arrays, for example using lasers providing light in a continuous wave (CW). Light from the light sources splits into each of the modulator arrays. The modulator arrays modulate the light based on electrical signals provided by the drivers and provide modulated optical signals. In some embodiments, the light sources include four lasers and the modulator arrays are 16-element modulator arrays.

[0061] The modulated optical signals from each of the modulator arrays are passed to the optical wavelength multiplexers, with the multiplexers multiplexing the modulated optical signals into output waveguides of the PLC. The output waveguides provide optical data for transmission. In some embodiments each of the output waveguides provide light at four different wavelengths. In some embodiments the optical data for transmission is passed to an optical connector 1103 (e.g., MTP-12 optical connector), and sent over transmit fiber optic channels 1127a-d.

[0062] In some embodiments the PLC and the MTP-12 optical connector may be coupled using fiber pigtails. In some embodiments, rather than splitting the light into four outputs, sixteen light sources may be used where each group of four are approximately similar in wavelength. This, for example, would allow for elimination of the splitters, and lower power laser chips may
5 be used. However, depending on the failure mode, reliability could be worse. This, for example, is because there is a higher probability of at least one light source being defective out of the sixteen light sources than there is in one light source being defective out of, for example, four light sources.

[0063] In some embodiments input optical data is received from receive fiber optic channels
10 1129a-d, which provide the input data to the optical connector 1103. The connector in turn provides the input data in wavelength lanes through input fibers (e.g., fiber pigtails coupled to the PLC), with each of the input fibers in some embodiments provides light at four different wavelengths. Light from the input fibers is demultiplexed by the demultiplexers 1125 of the PLC into separate waveguides, for example sixteen waveguides.

15 [0064] The separate waveguides are reflected into the receiver array 1121, that may include grating couplers (not shown) and germanium photodetectors (not shown). In some embodiments the grating couplers pass light from the waveguides into the silicon photonics IC where the germanium photodetectors receive the light and provide electrical signals. The electrical signals are amplified by the TIAs, and in some embodiments are equalized and clocked by a CDR.

20 [0065] FIG. 12 shows a structure of a further architecture in accordance with aspects of the invention. The architecture, for example, may be a 1.6Tb/s architecture, with each wavelength lane or channel running at 50Gb/s. Referring to FIG. 12, the architecture may include a chip 1225 (e.g., InP chip) having light sources 1215a-h. To generate the eight wavelengths, for

example, there are eight monolithic InP die, each of which includes four light sources of similar or same wavelength. In some embodiments, the light sources are directly modulated DFB lasers, driven by driver circuitry 1221. In some embodiments the lasers are CW lasers integrated with modulators. The modulator arrays modulate the light based on electrical signals received from driver circuitry 1221. In some embodiments, the light sources include 32 lasers and the modulator arrays are 32-element modulator arrays. In some embodiments the drivers circuitry is incorporated or integrated into a switch IC (not shown).

[0066] Optical signals from each of the lasers/modulator arrays are passed to a planar lightwave circuit (PLC) 1219. The PLC may include transmit AWGs (not shown) that multiplex the light from each of the modulator arrays into outputs, for example four outputs, provided to transmit fibers 1213a-d. In some embodiments each of the transmit fibers is 400Gb/s with eight wavelengths in each fiber.

[0067] Input data may come in wavelength lanes through input fibers 1217a-d. In some embodiments each of the input fibers carries signals at 400Gb/s, with eight wavelengths for 50 Gb/s in each fiber. Light from the input fibers, in some embodiments, is demultiplexed by the PLC into separate waveguides, for example 32 waveguides, for separate wavelengths. The demultiplexed light is received by photodetectors 1211 coupled to the PLC, with the photodetectors providing electrical signals. The electrical signals are amplified by TIAs 1223. In some embodiments the TIAs are also integrated into the switch IC (not shown).

[0068] FIG. 13 is a diagram of a light source integrated with a modulator in accordance with aspects of the invention. In FIG. 13, a light source 1311 is integrated with a modulator 1313, with the light source and the modulator being integrated on a chip 1300. The modulator may include an optical splitter 1315, phase adjusters 1317a,b, electrodes 1319a,b, and an optical

combiner 1321. In some embodiments the light source includes a CW InP laser and the modulator is an InP Mach-Zehnder modulator.

[0069] As illustrated in FIG. 13, the light source provides light to an optical splitter (e.g., a one-to-two optical splitter) that splits and provides light to the phase adjusters for adjusting optical phase of the light. The phase adjusters output phase adjusted optical signals to the electrodes which may serve to reduce transmission loss and provide low loss optical signals to the optical combiner for combining the low loss optical signals into an angled output 1323. In some embodiments the phase adjusters are DC phase adjusters. In some embodiments the electrodes are lumped or traveling-wave (TW) electrodes.

[0070] The chip 1300, for example, may operate well in an uncooled environment as the DC bias can compensate for changes in temperature changing the optical bandgap of the material. The chip may also operate at high extinction ratio with a precise and predictable transfer characteristics that is suitable for complex modulation, such as Pulse Amplitude Modulation with 4 levels (PAM4). In some embodiments the chip may be a source for implementation in the architecture shown in FIG. 12.

[0071] However, one issue with having a large number of light sources, such as 32 light sources for the 1.6Tb/s architecture with each modulator having its own light source, is that if a single light source out of the 32 fails, usefulness of the architecture may be impacted. Since these light sources may be running at high temperatures, they may have lower reliability, and given the large number of light sources, it may limit the overall reliability of the architecture. If there may be a way to reduce the number of light sources and also provide for backup light sources, it may make the architecture more reliable. Such a way for example is shown in FIG.

14.

[0072] FIG. 14 is a further diagram of light sources integrated with modulators on a chip in accordance with aspects of the invention. As shown in FIG. 14, a chip 1400 (e.g., InP chip) includes light sources 1411a-d, which may include InP lasers in some embodiments, and modulators 1413a-d (e.g., InP Mach-Zehnder modulators). In some embodiments, each of the modulators may provide a 50Gb/s optical signal. In some embodiments, each of the modulators is the modulator 1313 of FIG. 13. There may be eight of these chips in an architecture to provide for 32 wavelengths, for example, as shown in FIG. 12. Although there are four light sources shown in FIG. 14 along with four modulators, each modulator may not have a dedicated light source. For example the four light sources, of similar or same wavelength, may provide light through a splitter 1415 (e.g., a 4x4 splitter). In some embodiments, at any given time, only one of the four light sources is activated and the light from that single light source is split into four by the splitter and illuminates all four of the modulators. In various embodiments, compared to a structure where four light sources are illuminated simultaneously, this has a 4x reliability. For example, it is less likely for the one light source to fail than it is for at least one of a set of four light sources to fail.

[0073] In some embodiments, the light sources may draw higher power to allow for 4x splitting into the modulators. As further shown in FIG. 14, light from all of the light sources go into the splitter. If one of the light sources fails, for example, there are three spare backup light sources that may be activated in turn. The splitter has the same loss, for example, as a 1x4 splitter, thereby adding three extra light sources to the input of the splitter has nominal or no drawback. In various embodiments, the cost is minimal as there would be no increase in die size or extra lithography steps required. In some embodiments, in the case of silicon or external

modulators that are not integrated with light sources, the same approach may be followed. This is shown, for example, in FIG. 15.

[0074] FIG. 15 illustrates a system in accordance with aspects of the invention. In FIG. 15, each of chips 1511a-d, for example has four light sources of similar or same wavelength. The
5 chips 1511a-d (e.g., InP laser chips) are optically coupled to a chip 1500 (e.g., a silicon photonics chip) that includes splitters 1515a-d and modulators 1513a-p, with each of the modulators in some embodiments is the modulator 1313 of FIG. 13. This in turn is coupled to a silica-on-silicon PLC 1517 that multiplexes the channels. In addition, there are various ways to divide up the functions between different materials. For example, the splitters may be made in the InP, in
10 the silicon, or in a separate glass PLC. There are also various methods that may be used to couple the different materials, such as MEMS coupling, grating couplers, and/or butt coupling.

[0075] Because many parts are made in array form, such as laser arrays, PLC, and Silicon Photonics chips, MEMS coupling may be used in an array configuration. This is shown in FIG. 16, and has been previously described in a patent, for example, U.S. Patent No. 8,346,037 issued
15 on January 1, 2013 entitled MICROMECHANICALLY ALIGNED OPTICAL ASSEMBLY, the disclosures of which are incorporated herein by reference for all purposes.

[0076] FIG. 16 illustrates a system that couples a Silicon Photonics chip to laser arrays using MEMS coupling in accordance with aspects of the invention. In FIG. 16, an array of lenses 1601 may be made lithographically and attached to a movable stage 1603 that includes two adjustment
20 arms 1605a,b, with one arm on each side. To align one array chip to another array chip using the array of lenses, the adjustment arms on the two sides of the array may be manipulated to optimize alignment and then lock in place.

[0077] Although the invention has been discussed with respect to various embodiments, it should be recognized that the invention comprises the novel and non-obvious claims supported by this disclosure.

What is claimed is:

1. An optical module for a switch, comprising:
 - a plurality of chips with a plurality of light sources, configured to generate light, the light sources on a particular chip configured to generate light at about a common wavelength for that
 - 5 chip, with light sources on different chips configured to generate light at different wavelengths;
 - a plurality of optical splitters, with each optical splitter having inputs and outputs and configured to split light generated by one of the plurality of chips; and
 - a plurality of modulator arrays on a silicon photonics chip, with each of the plurality of modulator arrays including a plurality of modulators and configured to modulate light provided
 - 10 by one of the plurality of optical splitters and to generate modulated optical signals;
 - a planar lightwave circuit (PLC) coupled to the silicon photonics chip and configured to combine the modulated optical signals from each of the plurality of modulator arrays into an optical signal.
2. The optical module of claim 1, wherein the plurality of optical splitters are on the silicon
- 15 photonics chip.
3. The optical module of claim 1, wherein the plurality of chips configured to generate light are Indium Phosphide chips, and the plurality of optical splitters are on the Indium Phosphide chips.
4. The optical module of claim 1, wherein only one of the plurality of light sources from
- 20 each of the plurality of chips is activated at a particular time.
5. The optical module of claim 1, wherein each of the plurality of chips comprises four lasers.

6. The optical module of claim 5, wherein the plurality of optical splitters comprise four optical splitters with each optical splitter comprising four inputs and four outputs.
7. The optical module of claim 6, wherein the plurality of modulator arrays comprise four modulator arrays with each modulator array comprising four modulators.
- 5 8. The optical module of claim 1, wherein the PLC comprises multiplexers, each of the multiplexers configured to multiplex the modulated optical signals from each of the plurality of modulator arrays and configured to generate the optical signal on a wavelength selective basis using the modulated optical signals.
9. The optical module of claim 1, wherein the coupling of the silicon photonics chip to the
10 plurality of chips is performed using MEMS coupling.
10. An optical module for a switch, comprising:
an InP chip including a plurality of light sources for providing light, a plurality of optical splitters having a plurality of inputs and outputs and for use in splitting the light provided by each of the plurality of light sources, and a plurality of modulators for modulating light received
15 from the plurality of outputs of the optical splitter and for providing modulated optical signals, outputs of a switch IC chip coupled to the plurality of modulators and inputs of the silicon photonics chip coupled to inputs of the switch IC chip; and
a planar lightwave circuit (PLC) optically coupled to the InP chip and positioned to receive and combine the modulated optical signals into an optical output.
- 20 11. The optical module of claim 10, wherein the plurality of light sources comprise lasers.
12. The optical module of claim 10, wherein the plurality of light sources comprise optical gain chips.

13. The optical module of claim 10, wherein each optical splitter is a 4x4 splitter having four inputs and four outputs.

14. The optical module of claim 10, wherein the PLC comprises a multiplexer for combining the modulated optical signals, the multiplexer having a plurality of inputs and an output, the
5 multiplexer configured to produce the optical output on a wavelength selective basis using the modulated optical signals.

15. The optical module of claim 10, wherein the plurality of light sources comprise four lasers, the plurality of modulators comprise four modulators, and the optical output is produced on a wavelength selective basis based on four wavelengths.

10 16. The optical module of claim 10, wherein the plurality of modulators comprise Mach-Zehnder modulators.

15




FIG. 1A




FIG. 1B




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6

8/17




FIG. 7




FIG. 8




FIG. 9




FIG. 10

12/17




FIG. 11




FIG. 12




FIG. 13

15/17




FIG. 14




FIG. 15




FIG. 16

A. CLASSIFICATION OF SUBJECT MATTER**G02B 6/12(2006.01)i, G02B 6/35(2006.01)i, G02B 6/36(2006.01)i**

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

G02B 6/12; H04B 10/50; H04B 10/516; G02B 6/26; H01S 5/06; G02B 6/42; H04B 10/00; H04B 10/04; G02B 6/35; G02B 6/36

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean utility models and applications for utility models

Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKOMPASS(KIPO internal) & keywords: switch, splitter, modulator, PLC, silicon photonics chip

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 2014-0356001 A1 (FREEDOM PHOTONICS, LLC.) 04 December 2014 See paragraphs [0008]-[0010], [0051]-[0058] and figures 7, 9.	1-9
A		10-16
Y	US 2013-0315269 A1 (GOOGLE INC.) 28 November 2013 See paragraphs [0026]-[0028] and figure 1.	1-9
Y	US 2004-0184710 A1 (JOEL A. KUBBY et al.) 23 September 2004 See paragraph [0030] and figure 5.	9
A	US 2005-0025419 A1 (GREGORY A. FISH et al.) 03 February 2005 See paragraphs [0026]-[0028] and figure 1.	1-16
A	US 2010-0142964 A1 (SUN-HYOK CHANG et al.) 10 June 2010 See paragraphs [0028]-[0033] and figures 1-3.	1-16

 Further documents are listed in the continuation of Box C. See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

20 July 2017 (20.07.2017)

Date of mailing of the international search report

20 July 2017 (20.07.2017)

Name and mailing address of the ISA/KR

International Application Division
Korean Intellectual Property Office
189 Cheongsa-ro, Seo-gu, Daejeon, 35208, Republic of Korea

Facsimile No. +82-42-481-8578

Authorized officer

KANG, Sung Chul

Telephone No. +82-42-481-8405



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2017/023429

Patent document cited in search report	Publication date	Patent family member(s)	Publication date		
US 2014-0356001 A1	04/12/2014	US 2010-0303469 A1	02/12/2010		
		US 2010-0303476 A1	02/12/2010		
		US 2013-0148982 A1	13/06/2013		
		US 2013-0148985 A1	13/06/2013		
		US 2014-0348516 A1	27/11/2014		
		US 2016-0344480 A1	24/11/2016		
		US 8401399 B2	19/03/2013		
		US 8401405 B2	19/03/2013		
		US 8712256 B2	29/04/2014		
		US 8718486 B2	06/05/2014		
		US 9246596 B2	26/01/2016		
		US 9270380 B2	23/02/2016		
		US 2013-0315269 A1	28/11/2013	DE 202011110869 U1	18/01/2017
				EP 2390971 A2	30/11/2011
EP 2390971 A3	03/12/2014				
US 2011-0292953 A1	01/12/2011				
US 8457165 B2	04/06/2013				
US 8831051 B2	09/09/2014				
US 2004-0184710 A1	23/09/2004			CA 2460765 A1	19/09/2004
		CA 2460765 C	06/07/2010		
		EP 1460462 A1	22/09/2004		
		EP 1460462 B1	06/08/2008		
		JP 2004-287430 A	14/10/2004		
		JP 2004-287431 A	14/10/2004		
		JP 4446159 B2	07/04/2010		
		JP 4476649 B2	09/06/2010		
		US 2004-0184720 A1	23/09/2004		
		US 2004-0184760 A1	23/09/2004		
		US 6904191 B2	07/06/2005		
		US 6947624 B2	20/09/2005		
		US 7796847 B2	14/09/2010		
US 2005-0025419 A1	03/02/2005	US 7633988 B2	15/12/2009		
US 2010-0142964 A1	10/06/2010	KR 10-1219168 B1	18/01/2013		