

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
10 August 2006 (10.08.2006)

PCT

(10) International Publication Number  
WO 2006/083607 A1

- (51) International Patent Classification:  
G11C 11/412 (2006.01)
- (21) International Application Number:  
PCT/US2006/002339
- (22) International Filing Date: 24 January 2006 (24.01.2006)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:  
11/051,916 4 February 2005 (04.02.2005) US
- (71) Applicant (for all designated States except US): HONEYWELL INTERNATIONAL INC. [US/US]; 101 Columbia Road, P.O. box 2245, Morristown, New Jersey 07960 (US).
- (72) Inventor; and
- (75) Inventor/Applicant (for US only): LIU, Harry [CN/US]; 18915 39th Avenue N., Plymouth, Minnesota 55446 (US).
- (74) Agents: HOIRIIS, David et al.; HONEYWELL INTERNATIONAL INC., 101 Columbia Road, P.O. box 2245, Morristown, New Jersey 07960 (US).


- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, LY, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

**Published:**

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: RADIATION-HARDENED SRAM CELL WITH WRITE ERROR PROTECTION



(57) Abstract: A method and system is disclosed for preventing write errors in a Single Event Upset (SEU) hardened static random access memory (SRAM) cell. A compensating element has been connected to a feedback path of the SRAM cell. The compensating element operates to cancel out capacitate coupling generated in an active delay element of the SRAM cell. If the compensating element sufficiently cancels the effects of the capacitate coupling, a write error will not occur in the SRAM cell. The compensating element also occupies a smaller silicon area than other proposed solutions.

WO 2006/083607 A1

## Radiation-Hardened SRAM Cell with Write Error Prevention

### FIELD

The present invention relates generally to semiconductor storage devices, and more specifically, relates to SRAM memory cells.

### BACKGROUND

A memory, such as a static random access memory (SRAM), typically comprises a plurality of memory cells each of which stores a bit of information. A memory cell 100 that is typically used in an SRAM is depicted in Figure 1. The memory cell 100 is a six transistor cell and includes a first inverter 102 and a second inverter 104. The first inverter 102 includes MOSFETs 106 and 108, and the second inverter 104 includes MOSFETs 110 and 112.

The source terminals of the MOSFETs 106 and 110 are connected to a source VSS, and the source terminals of the MOSFETs 108 and 112 are connected to a supply VDD. The first and second inverters 102 and 104 are cross coupled. Accordingly, the gate terminals of the MOSFETs 106 and 108 are connected to the drain terminals of the MOSFETs 110 and 112, and the gate terminals of the MOSFETs 110 and 112 are connected to the drain terminals of the MOSFETs 106 and 108.

A first transmission gate 114, also known as a pass gate, includes a MOSFET having a first source/drain terminal connected to the drain terminals of the MOSFETs 106 108, a second source/drain terminal connected to a bit line BL, and a gate terminal connected to a non-inverted word line WL. Also, a second transmission gate 116, or pass gate, includes a MOSFET having a first source/drain terminal connected to the drain terminals of the MOSFETs 110 and 112, a second source/drain terminal connected to an inverted bit line NBL, and a gate terminal connected to the non-inverted word line WL.

Each memory cell within the SRAM may be vulnerable to high-energy particles from a radiation harsh environment. These high-energy particles may cause a Single Upset Event (SEU) in a memory cell, which is a change in the stored state of the memory cell. The SEU may occur when a high-energy particle deposits a charge on a given node within the memory cell. The charge threshold at which the SEU may occur is called the critical charge of the memory cell.

Heavy ions are typically considered the dominating cause for SEUs. Heavy ions may be capable of depositing relatively large amounts of charge on a memory cell node. The large deposited charge may force the memory cell node from its original state to an opposite state for some period of time. If the memory cell node is held in the opposite state for a period

longer than the delay around the memory cell feedback loop, the memory cell will switch states and the data will be lost.

In addition, protons and neutrons may also cause SEUs. Protons and neutrons typically do not deposit enough charge on a memory cell node to cause an SEU, but protons  
5 or neutrons may interact with a Si nuclei of the SRAM. The interaction between the protons or neutrons and the Si nuclei may create secondary high-energy particles, which are also known as recoiling heavy ions. The recoiling heavy ions may be able to travel through a Si lattice and reach the memory cell node. If the recoiling heavy ion does reach the memory cell node, the recoiling heavy ion may cause a SEU under certain conditions.

10

Many design techniques for reducing the sensitivity of SRAM cells to SEUs caused by high energy particles have been proposed previously. One common design technique to make an SRAM cell more SEU hardened is to add an active delay element between the cross coupled inverters of the SRAM cell. A memory cell 200 with a cross-connected active delay element is depicted in Figure 2. The memory cell 200 is substantially the same as the memory  
15 cell 100 in Figure 1, except that first and second inverters 202 and 204 are cross-connected through an active delay element 218. Accordingly, the gate terminals of MOSFETs 206 and 208 are connected directly to the drain terminals of the MOSFETs 210 and 212, and the gate terminals of the MOSFETs 210 and 212 are connected to the drain terminals of the  
20 MOSFETs 206 and 208 through the active delay element 218.

The active delay element 218 may include a switch transistor. The switch transistor may take various forms. For example, the switch transistor may be a single enhancement-mode NMOSFET, or the switch transistor may be a single enhancement-mode PMOSFET. The gate of the switch transistor may be connected to a word line, and the switch transistor  
25 may be turned on during a write operation to improve write performance. The active delay element 218 may also include additional components, such as leaky diodes or resistors connected in parallel with the switch transistor.

The addition of the active delay element 218 is beneficial because it may add delay to the feedback path through the inverters 202 and 204. The increased feedback delay may give  
30 a data state holding transistor of the inverters 202 and 204 time to remove a charge deposited by high energy particles before the feedback is completed. If the data state holding transistor removes the deposited charge before the feedback is completed, the SEU may be avoided. Thus, the addition of the active delay element 218 may improve the SEU hardness of the memory cell 200. Further, the active delay element 218 may not substantially increase the  
35 write time of the memory cell 200 during dynamic mode.

However, there may also be disadvantages to the addition of the active delay element 218 to the memory cell 200. One disadvantage is that capacitive coupling generated in the active delay element 218 may disturb write data that passes through the active delay element 218 during a write operation. The capacitive coupling may be generated in the switch transistor of the active delay element 218, or may be generated in the leaky diode of the active delay element 218. If the capacitive coupling of the active delay element 218 sufficiently alters the voltage potential of the write data at the output of the active delay element 218, the inverter 204 may switch back to its original state, and a write error will occur.

Figure 3 illustrates how a write error may occur in memory cell 200 when the active delay element 218 includes a NMOSFET switch transistor with its gate connected to the non-inverted word line WL. Figure 3 depicts the voltage potential during a write operation for the bit line BL, the word line WL, the input of the active delay element 218 (BIT), the output of the active delay element 218 (BITISO), and the output of the inverter 204 (NBIT). Typically, a "1" may be written in the memory cell 200 that is holding a "0" by raising both the non-inverted bit line BL and the word line WL to a "1" and pulling the inverted bit line NBL to a "0."

A "write 1" operation is initialized in Figure 3 at time t0. As shown in the Figure, BIT is set to "1" and NBIT is set to "0" at time t0. The "1" at BIT is then passed through the active delay element 218, causing BITISO to transition from "0" to a degraded "1" between time t0 and time t1. However, the capacitive coupling in the active delay element 218 may disturb the voltage potential of BITISO at time t1, when the non-inverted word line WL transitions from "1" back to "0." As shown in the Figure, the capacitive coupling in the active delay element 218 may drop the voltage potential of BITISO below the switch point of the inverter 204. Accordingly, when the write operation is complete at time t1, NBIT will switch back to "1," BIT will be driven back to "0," and a "1" will not be written to memory cell 200.

A similar problem may occur when the active delay element 218 includes a PMOSFET switch transistor with its gate connected to an inverted word line, and a "write 0" operation is initialized. Further, as SRAM cells become more scalable and the source VDD decreases, write errors may become more prevalent as a result of smaller write margins. Accordingly, there is a need for a SRAM cell that prevents write errors caused by capacitive coupling in an active delay element.

## SUMMARY

A static random access memory (SRAM) cell is described. The SRAM cell may include a first inverter having an input and an output, a second inverter having an input and an output, an active delay element, and a compensating element. The SRAM cell may also  
5 include a first and second transmission gate, a non-inverted bit line, an inverted bit line, a non-inverted word line, and an inverted word line.

The input of the first inverter may be connected directly to the output of the second inverter, and the input of the second inverter may be connected to the output of the first  
10 inverter through the active delay element. The compensating element may be connected to the input of the second inverter. Further, the first transmission gate may be connected to the output of the first inverter, the second transmission gate may be connected to the output of the second inverter, the non-inverted bit line may be connected to the first transmission gate, the inverted bit line may be connected to the second transmission gate, and the non-inverted  
15 word line may be connected to the first and second transmission gates. Further yet, the non-inverted word line may also be connected to the active delay element and the inverted word line may be connected to the compensating element. Alternatively, the non-inverted word line may also be connected to the compensating element and the inverted word line may be connected to the active delay element.

The active delay element may include a switch transistor and a first and second diode. The gate of the switch transistor may be connected to the non-inverted word line, or may be connected to the inverted word line. For example, the switch transistor may be an enhancement-mode NMOSFET with its gate connected to the non-inverted word line, or the switch transistor may be an enhancement-mode PMOSFET with its gate connected to the  
20 inverted word line. A positive terminal of the first diode may be connected to the body of the switch transistor and a negative terminal of the first diode may be connected to the drain of the switch transistor. Similarly, a positive terminal of the second diode may be connected to the body of the switch transistor and a negative terminal of the second diode may be connected to the source of the switch transistor.

The compensating element may be a capacitor. A first plate of the capacitor may be connected to the input of the second inverter, and a second plate of the capacitor may be connected to either the inverted word line or the non-inverted word line, depending on the connections of the active delay element. For example, if the active delay element is connected to the non-inverted word line, then the second plate of the capacitor is connected to the  
30

inverted word line. Alternatively, if the active delay element is connected to the inverted word line, then the second capacitor is connected to the non-inverted word line.

More specifically, the compensating element may be a MOSFET capacitor. A gate of the MOSFET capacitor may be connected to the input of the second inverter, and a source, drain, and body of the MOSFET capacitor may be connected to either the inverted word line or the non-inverted word line, depending on the connections of the active delay element. For example, if the active delay element is connected to the non-inverted word line, then the source, drain, and body of the MOSFET capacitor are connected to the inverted word line. Alternatively, if the active delay element is connected to the inverted word line, then the source, drain, and body of the MOSFET capacitor are connected to the non-inverted word line.

One benefit of the SRAM cell described above is that the SRAM cell may prevent write errors caused by capacitive coupling in the active delay element, because the compensating element of the SRAM cell may operate to cancel out the capacitive coupling. Another benefit of the SRAM cell described above is that the compensating element may occupy a smaller silicon area than other solutions proposed to prevent write errors caused by capacitive coupling of the active delay element, because the compensating element may be designed to minimize area penalty.

These as well as other aspects and advantages will become apparent to those of ordinary skill in the art by reading the following detailed description, with reference where appropriate to the accompanying drawings. Further, it is understood that this summary is merely an example and is not intended to limit the scope of the invention as  
5 claimed.

### BRIEF DESCRIPTION OF THE DRAWINGS

Presently preferred embodiments are described below in conjunction with the appended drawing figures, wherein like reference numerals refer to like elements in the various figures, and wherein:  
10

Figure 1 is a schematic diagram of a first prior art memory cell;

Figure 2 is a schematic diagram of a second prior art memory cell;

Figure 3 is a graph of voltage potential in the memory cell depicted in Figure 2 during a write operation;

Figure 4 is a schematic diagram of a memory cell according to an embodiment of the present invention; and  
15

Figure 5 is a schematic diagram of a complimentary metal-oxide semiconductor (CMOS) implementation of a memory cell according to an embodiment of the present invention.  
20

### DETAILED DESCRIPTION

A memory cell 400 according to an embodiment of the present invention is shown in Figure 4. The memory cell 400 may include a first inverter 402, a second inverter 404, an active delay element 406, and a compensating element 408. The inverters 402 and 404 may be cross coupled. Accordingly, the output of the second inverter 404 may be  
25 connected directly to the input of the first inverter, and the output of the first inverter 402 may be connected to the input of the second inverter 404 through the active delay element 406. Further, the compensating element 408 may be connected to the input of the second inverter 404. The compensating element 408 may operate to prevent a write error in the  
30 memory cell 400, as described below.

A complimentary metal-oxide semiconductor (CMOS) implementation of a memory cell 500 according to an embodiment of the present invention is shown in Figure 5. The memory cell 500 may include a first inverter 502, a second inverter 504, an active delay element 518, and a compensating element 520. In addition, the memory cell 500  
5 may also include a first transmission gate 514, a second transmission gate 516, a non-inverted bit line BL, an inverted bit line NBL, a non-inverted word line WL, and an inverter word line NWL.

The first inverter 502 may include MOSFETs 506 and 508, and the second inverter 504 may include MOSFETs 510 and 512. The source terminals of the MOSFETs  
10 506 and 510 may be connected to a source VSS, and the source terminals of the MOSFETs 508 and 512 may be connected to a supply VDD. The first and second inverters 502 and 504 may be cross coupled. Accordingly, the gate terminals of the MOSFETs 506 and 508 may be connected directly to the drain terminals of the MOSFETs 510 and 512, and the gate terminals of the MOSFETs 510 and 512 may be  
15 connected to the drain terminals of the MOSFETs 506 and 508 through the active delay element 518.

The compensating element 520 may be connected to the input of the second inverter 504. Accordingly, the compensating element 520 may be connected to the gate terminals of the MOSFETs 510 and 512. Further, one of the active delay element 518 and  
20 compensating element 520 may be connected to the non-inverted word line WL and one of the active delay element 518 and compensating element 520 may be connected to the inverted word line NWL, as described below.

The first transmission gate 514, also known as a pass gate, may include a  
25 MOSFET having a first source/drain terminal connected to the drain terminals of the MOSFETs 506 and 508, a second source/drain terminal connected to the bit line BL, and a gate terminal connected to the non-inverted word line WL. Also, the second transmission gate 516, or pass gate, may include a MOSFET having a first source/drain terminal connected to the drain terminals of the MOSFETs 510 and 512, a second source/drain terminal connected to the inverted bit line NBL, and a gate terminal  
30 connected to the non-inverted word line WL.

The active delay element 518 may include a switch transistor 522 and two leaky diodes 524 and 526. A gate of the switch transistor 522 may be connected to the non-inverted word line WL, or may be connected to the inverted word line NWL. For example, the switch transistor 522 may be a single enhancement-mode NMOSFET with its gate connected to the non-inverted word line WL. Alternatively, the switch transistor 522 may be a single enhancement-mode PMOSFET with its gate connected to the inverted word line NWL. Other switch transistors 522 are also possible as well. The two leaky diodes 524 and 526 are preferably connected back-to-back and placed in parallel with the switch transistor 522. Accordingly, the first diode 524 may be connected between the body and drain of the switch transistor 522, and the second diode 526 may be connected between the body and source of the switch transistor 522.

As shown in Figure 5, the switch transistor 522 may be an enhancement-mode NMOSFET with its gate connected to the non-inverted word line WL. In this configuration, when the non-inverted word line WL is low, there may be no conductance through the switch transistor 522 and state changes in the memory cell 500 have to pass through diode 524 and diode 526. Therefore, as previously described, the deposited charge of high energy particles may be removed before the state of the memory cell is changed, and the sensitivity of memory cell 500 to SEUs may be reduced. Alternatively, when the word line WL is high, the switch transistor 522 may short the diodes 524 and 526, and state changes in the memory cell 500 may pass through the low impedance of the switch transistor 522. The active delay element 518 functions substantially similarly when the switch transistor 522 is an enhancement-mode PMOSFET with its gate connected to the inverted word line NWL. Accordingly, the active delay element 518 may not substantially increase the write time of the memory cell 500.

The compensating element 520 may be a capacitor. A first plate of the capacitor may be connected to the gate terminals of the MOSFETs 510 and 512, and a second plate of the capacitor may be connected to either the inverted word line NWL or the non-inverted word line WL, depending on the connections of the switch transistor 522 in the active delay element 518. For example, if the gate of the switch transistor 522 is connected to the non-inverted word line WL, then the second plate of the capacitor is connected to the inverted word line NWL. Alternatively, if the gate of the switch

transistor 522 is connected to the inverted word line NWL, then the second capacitor is connected to the non-inverted word line WL.

More specifically, as shown in Figure 5, the compensating element 520 may be a MOSFET capacitor. A gate of the MOSFET capacitor may be connected to the gate terminals of the MOSFETs 510 and 512, and a source, drain, and body of the MOSFET capacitor may be connected to either the inverted word line or the non-inverted word line, depending on the connections of the switch transistor 522 in the active delay element 518. For example, if the gate of the switch transistor 522 is connected to the non-inverted word line WL, then the source, drain, and body of the MOSFET capacitor are connected to the inverted word line NWL. Alternatively, if the gate of the switch transistor 522 is connected to the inverted word line NWL, then the source, drain, and body of the MOSFET capacitor are connected to the non-inverted word line WL.

The addition of the compensating element 520 is beneficial because the compensating element 520 may operate to prevent a write error in the memory cell 500. As previously described, capacitive coupling generated in the active delay element 518 may cause a write error. For example, if the switch transistor 522 in the active delay element 518 is an enhancement-type NMOSFET as shown in Figure 5, then the gate of the NMOSFET is connected to the non-inverted write line WL, the input of the NMOSFET is connected to the output of the first inverter 502, and the output of the NMOSFET is connected to the input of the second inverter 504. Therefore, when a "write 1" operation is initialized, the non-inverted word line WL and the non-inverted bit line BL transition to "1" and the inverted bit line NBL transitions to "0," forcing the gate and the input of the NMOSFET to "1." After a short time, the "1" at the input of the NMOSFET will then pass through the NMOSFET and cause the output of the NMOSFET to transition from "0" to a degraded "1". Then, when the write operation is complete, the word line WL will transition from "1" back to "0," forcing the gate of the NMOSFET back to "0." In turn, the capacitive coupling through the NMOSFET will cause the voltage potential at the output of the NMOSFET, and the input of the second inverter 504, to decrease. If the voltage potential at the input of the second inverter 504 drops below the switch point of the second inverter 504, a write error may occur in the memory cell 500.

However, the compensating element 520 may prevent this write error by canceling out the capacitive coupling of the active delay element 518. For example, if the compensating element 520 is a MOSFET capacitor as shown in Figure 5, then the gate of the MOSFET capacitor is connected to the input of the second inverter 504, and the drain, source, and body of the MOSFET capacitor are connected to the inverted word line 5  
NWL. Therefore, when a write operation is completed in the memory cell 500, the inverted word line NWL will transition from "0" back to "1," forcing the drain, source, and body of the MOSFET capacitor to "1." In turn, the capacitive coupling through the MOSFET capacitor will cause the voltage potential at the gate of the MOSFET capacitor, and the input of the second inverter 504, to increase. This increased voltage potential at 10  
the input of the second inverter 504 caused by the MOSFET capacitor may cancel out the decreased voltage potential caused by the capacitive coupling in the NMOSFET switch transistor 522. Accordingly, the compensating element 520 may prevent a write error.

The compensating element 520 may also prevent a write error in the memory cell 15  
500 if the switch transistor 522 in is an enhancement-type PMOSFET. In this example, the compensating element 520 may still be a MOSFET capacitor, but the drain, source, and body of the MOSFET capacitor are now connected to the non-inverted word line WL because the gate of the PMOSFET switch transistor 522 is connected to the inverted write line NWL. Therefore, when a "write 0" operation is completed in the memory cell 500, 20  
the capacitive coupling in the PMOSFET switch transistor 522 may cause the voltage potential at the input of the second inverter 504 to increase, and the MOSFET capacitor may cause the voltage potential at the input of the second inverter 504 to decrease. If the decreased voltage potential caused by the MOSFET capacitor sufficiently cancels the increased voltage potential caused by the capacitive coupling of the PMOSFET switch transistor 522, a write error may be prevented. 25

The addition of the compensating element 520 is also beneficial because the compensating element 520 may occupy a smaller silicon area than other solutions proposed to prevent write errors caused by the capacitive coupling in the active delay element 518. For example, the compensating element 520 may occupy a substantially 30  
smaller silicon area than a full transmission gate added across the active delay element

518. Further, the memory cell 500 with the compensating element 520 may be designed to minimize silicon area penalty.

It should be understood that the illustrated embodiments are examples only and should not be taken as limiting the scope of the present invention. The claims should not  
5 be read as limited to the described order or elements unless stated to that effect. Therefore, all embodiments that come within the scope and spirit of the following claims and equivalents thereto are claimed as the invention.

## I CLAIM:

1. A static random access memory (SRAM) cell comprising:
  - a first inverter having an input and an output;
  - a second inverter having an input and an output;
  - an active delay element; and
  - 5 a compensating element;wherein the input of the first inverter is connected directly to the output of the second inverter;
  - wherein the input of the second inverter is connected to the output of the first inverter through the active delay element; and
  - 10 wherein the compensating element is connected to the input of the second inverter.
  
2. The SRAM cell of claim 1, wherein one of the active delay element and the compensating element is connected to a non-inverted word line and one of the active delay element and the compensating element is connected to an inverted word line.
  
3. The SRAM cell of claim 1, further comprising:
  - a first and second transmission gate;
  - a non-inverted bit line;
  - an inverted bit line;
  - 5 a non-inverted word line; and
  - an inverted word line;wherein the first transmission gate is connected to the output of the first inverter and the second transmission gate is connected to the output of the second inverter;
  - 10 wherein the non-inverted bit line is connected to the first transmission gate;
  - wherein the inverted bit line is connected to the second transmission gate;

wherein the non-inverted word line is connected to the first and second transmission gates and one of the active delay element and the compensating element; and

15

wherein the inverted word line is connected to one of the active delay element and the compensating element.

4. The SRAM cell of claim 1, wherein the active delay element comprises:

a switch transistor having a gate, a source, a drain, and a body; and

a first and second diode each having a positive terminal and a negative terminal;

5

wherein the positive terminal of the first diode is connected to the body of the switch transistor and the negative terminal of the first diode is connected to the drain of the switch transistor; and

wherein the positive terminal of the second diode is connected to the body of the switch transistor and the negative terminal of the second diode is connected to the source of the switch transistor.

10

5. The SRAM cell of claim 5, wherein the gate of the switch transistor is connected to a non-inverted word line.

6. The SRAM cell of claim 5, wherein the gate of the switch transistor is connected to an inverted word line.

7. The SRAM cell of claim 5, wherein the switch transistor comprises an enhancement-mode NMOSFET with its gate connected to a non-inverted word line.

8. The SRAM cell of claim 5, wherein the switch transistor comprises an enhancement-mode PMOSFET with its gate connected to an inverted word line.

9. The SRAM cell of claim 1, wherein the compensating element comprises a capacitor having a first plate and a second plate, wherein the first plate of the capacitor is

connected to the input of the second inverter, wherein one of the active delay element and the second plate of the capacitor is connected to a non-inverted word line, and wherein  
5 one of the active delay element and the second plate of the capacitor is connected to an inverted word line.

10. The SRAM cell of claim 1, wherein the compensating element comprises a MOSFET capacitor having a gate, a source, a drain, and a body, wherein the gate of the MOSFET capacitor is connected to the input of the second inverter, wherein one of the active delay element and the source, drain, and body of the MOSFET capacitor is  
5 connected to a non-inverted word line, and wherein one of the active delay element and the source, drain, and body of the MOSFET capacitor is connected to an inverted word line.

1/5

Figure 1  
(Prior Art)




Figure 2  
(Prior Art)




Figure 3  
(Prior Art)






Figure 4

400 ↗



5/5

Figure 5



**INTERNATIONAL SEARCH REPORT**

International application No  
PCT/US2006/002339

**A. CLASSIFICATION OF SUBJECT MATTER**  
INV. G11C11/412

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)  
H01L G11C

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 6 180 984 B1 (GOLKE KEITH W ET AL) 30 January 2001 (2001-01-30) column 6, line 28 - line 46; figure 18 column 9, line 47 - column 10, line 56	1-10
A	EP 1 482 514 A (ALTERA CORPORATION) 1 December 2004 (2004-12-01) figure 6	9
A	US 6 822 894 B1 (COSTELLO PHILIP D ET AL) 23 November 2004 (2004-11-23) figure 2	10
A	US 2003/107913 A1 (NII KOJI) 12 June 2003 (2003-06-12) figure 17	2-7

Further documents are listed in the continuation of Box C.

See patent family annex.

\* Special categories of cited documents :

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

- "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- "&" document member of the same patent family

Date of the actual completion of the international search

Date of mailing of the international search report

1 June 2006

13/06/2006

Name and mailing address of the ISA/  
European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax: (+31-70) 340-3016

Authorized officer  
  
Stocken, C

# INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No PCT/US2006/002339
---

Patent document cited in search report	Publication date	Publication date	Patent family member(s)	Publication date
US 6180984	B1	30-01-2001	EP 1145321 A1	17-10-2001
			JP 2002533955 T	08-10-2002
			WO 0039857 A1	06-07-2000
<hr style="border-top: 1px dashed black;"/>				
EP 1482514	A	01-12-2004	CN 1574632 A	02-02-2005
			JP 2005039210 A	10-02-2005
			US 2004233701 A1	25-11-2004
<hr style="border-top: 1px dashed black;"/>				
US 6822894	B1	23-11-2004	NONE	
<hr style="border-top: 1px dashed black;"/>				
US 2003107913	A1	12-06-2003	CN 1423283 A	11-06-2003
			DE 10246739 A1	26-06-2003
			JP 2003173681 A	20-06-2003
<hr style="border-top: 1px dashed black;"/>				