



(12) **DEMANDE DE BREVET CANADIEN**
CANADIAN PATENT APPLICATION
(13) **A1**

(86) Date de dépôt PCT/PCT Filing Date: 2017/12/22 (87) Date publication PCT/PCT Publication Date: 2018/06/28 (85) Entrée phase nationale/National Entry: 2019/06/19 (86) N° demande PCT/PCT Application No.: US 2017/068089 (87) N° publication PCT/PCT Publication No.: 2018/119347 (30) Priorité/Priority: 2016/12/22 (US62/438,051)	(51) Cl.Int./Int.Cl. <i>H01L 27/146</i> (2006.01), <i>G01N 21/64</i> (2006.01), <i>H01L 27/148</i> (2006.01) (71) Demandeur/Applicant: QUANTUM-SI INCORPORATED, US (72) Inventeurs/Inventors: ROTHBERG, JONATHAN M., US; FIFE, KEITH G., US; BOISVERT, DAVID, US... (74) Agent: SMART & BIGGAR
---	--

(54) Titre : PHOTODETECTEUR INTEGRE A PIXEL DE COMPARTIMENTAGE DIRECT
(54) Title: INTEGRATED PHOTODETECTOR WITH DIRECT BINNING PIXEL




FIG. 3

(57) **Abrégé/Abstract:**
An integrated circuit includes a photodetection region configured to receive incident photons. The photodetection region is configured to produce a plurality of charge carriers in response to the incident photons. The integrated circuit includes at least one

(57) **Abrégé(suite)/Abstract(continued):**

charge carrier storage region. The integrated circuit also includes a charge carrier segregation structure configured to selectively direct charge carriers of the plurality of charge carriers directly into the at least one charge carrier storage region based upon times at which the charge carriers are produced.

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

CORRECTED VERSION

(19) World Intellectual Property
Organization

International Bureau

(43) International Publication Date
28 June 2018 (28.06.2018)(10) International Publication Number
WO 2018/119347 A9

(51) International Patent Classification:

H01L 27/146 (2006.01) *G01N 21/64* (2006.01)
H01L 27/148 (2006.01)

(21) International Application Number:

PCT/US2017/068089

(22) International Filing Date:

22 December 2017 (22.12.2017)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

62/438,051 22 December 2016 (22.12.2016) US

(71) Applicant: QUANTUM-SI INCORPORATED [US/US];
530 Old Whitfield Street, Guilford, CT 06437 (US).(72) Inventors: ROTHBERG, Jonathan, M.; 215 Uncas
Point Road, Guilford, CT 06437 (US). FIFE, Keith,
G.; 635 Matadero Avenue, Palo Alto, CA 94306 (US).
BOISVERT, David; 18900 Graystone Lane, San Jose, CA
95120 (US).(74) Agent: PRITZKER, Randy, J. et al.; Wolf, Greenfield &
Sacks, P.C., 600 Atlantic Avenue, Boston, MA 02210-2206
(US).(81) Designated States (*unless otherwise indicated, for every
kind of national protection available*): AE, AG, AL, AM,
AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ,
CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO,
DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN,
HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP,
KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME,
MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ,
OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA,
SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN,
TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.(84) Designated States (*unless otherwise indicated, for every
kind of regional protection available*): ARIPO (BW, GH,
GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ,
UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ,
TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK,
EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV,
MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM,

(54) Title: INTEGRATED PHOTODETECTOR WITH DIRECT BINNING PIXEL




FIG. 3

(57) Abstract: An integrated circuit includes a photodetection region configured to receive incident photons. The photodetection region is configured to produce a plurality of charge carriers in response to the incident photons. The integrated circuit includes at least one charge carrier storage region. The integrated circuit also includes a charge carrier segregation structure configured to selectively direct charge carriers of the plurality of charge carriers directly into the at least one charge carrier storage region based upon times at which the charge carriers are produced.

WO 2018/119347 A9

[Continued on next page]

WO 2018/119347 A9 |

TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW,
KM, ML, MR, NE, SN, TD, TG).

Published:

— *with international search report (Art. 21(3))*

(48) Date of publication of this corrected version:

30 August 2018 (30.08.2018)

(15) Information about Correction:

see Notice of 30 August 2018 (30.08.2018)

INTEGRATED PHOTODETECTOR WITH DIRECT BINNING PIXEL

CROSS-REFERENCE TO RELATED APPLICATIONS

This application claims priority to U.S. provisional application serial no. 62/438,051,
5 titled “INTEGRATED PHOTODETECTOR WITH DIRECT BINNING PIXEL,” filed
December 22, 2016, which is hereby incorporated by reference in its entirety.

This application is related to U.S. non-provisional application serial no. 14/821,656,
titled “INTEGRATED DEVICE FOR TEMPORAL BINNING OF RECEIVED PHOTONS,”
filed August 7, 2015, which is hereby incorporated by reference in its entirety.

BACKGROUND

Photodetectors are used to detect light in a variety of applications. Integrated
photodetectors have been developed that produce an electrical signal indicative of the
intensity of incident light. Integrated photodetectors for imaging applications include an
15 array of pixels to detect the intensity of light received from across a scene. Examples of
integrated photodetectors include charge coupled devices (CCDs) and Complementary Metal
Oxide Semiconductor (CMOS) image sensors.

SUMMARY

Some embodiments relate to an integrated circuit, comprising: a photodetection
20 region configured to receive incident photons, the photodetection region being configured to
produce a plurality of charge carriers in response to the incident photons; at least one charge
carrier storage region; and a charge carrier segregation structure configured to selectively
direct charge carriers of the plurality of charge carriers directly into the at least one charge
carrier storage region based upon times at which the charge carriers are produced.

25 Some embodiments relate to an integrated circuit, comprising: a direct binning pixel,
comprising: a photodetection region configured to receive incident photons, the
photodetection region being configured to produce a plurality of charge carriers in response
to the incident photons; at least one charge carrier storage region; and a charge carrier
segregation structure configured to selectively direct charge carriers of the plurality of charge
30 carriers into the at least one charge carrier storage region based upon times at which the
charge carriers are produced.

Some embodiments relate to an integrated circuit, comprising: a plurality of pixels, a first pixel of the plurality of pixels being a direct binning pixel comprising: a photodetection region configured to receive incident photons, the photodetection region being configured to produce a plurality of charge carriers in response to the incident photons; a plurality of charge carrier storage regions; and a charge carrier segregation structure configured to selectively direct charge carriers of the plurality of charge carriers directly into respective charge carrier storage regions of the plurality of charge carrier storage regions based upon times at which the charge carriers are produced, and to aggregate, in the plurality of charge carrier storage regions, charge carriers produced in a plurality of measurement periods.

Some embodiments relate to a photodetection method, comprising: (A) receiving incident photons at a photodetection region; and (B) selectively directing charge carriers of a plurality of charge carriers produced in response to the incident photons directly from the photodetection region into at least one charge carrier storage region based upon times at which the charge carriers are produced.

The charge carrier segregation structure may comprise at least one electrode at a boundary between the photodetection region and a first charge carrier storage region of the at least one charge carrier storage region.

The charge carrier segregation structure may comprise a single electrode at the boundary between the photodetection region and the first charge carrier storage region.

In some embodiments, no charge carrier capture region is present in the direct binning pixel and/or no charge carrier capture region is present between the photodetection region and a charge carrier storage region.

Charge carriers may be transferred to the at least one charge carrier storage region without capturing the carriers between the photodetection region and the at least one charge carrier storage region.

A charge carrier rejection region may discard charge carriers produced in the photodetection region during a rejection period.

The discarded charge carriers may be removed from the photodetection region in a different direction from a direction in which carriers are directed from the photodetection region toward a charge carrier storage region.

A charge carrier rejection region may discard charge carriers produced in the photodetection region during a rejection period by changing a voltage of an electrode at a boundary between the photodetection region and the charge carrier rejection region.

Single photons may be transferred to the at least one charge carrier storage region and aggregated in the at least one charge carrier storage region.

Charge carriers deeper than one micron below a surface of a semiconductor substrate may be rejected.

5 Charge carriers deeper than one micron below the surface of a semiconductor substrate may be rejected at least partially by an implant below a photodiode of the photodetection region.

The implant may provide a deep shield or a deep drain.

The implant may be N-type or P+-type.

10 Charge carriers deeper than one micron below the surface of a semiconductor substrate may be rejected by a drift field below the surface of the semiconductor substrate.

The photodetection region may be formed in an epitaxial region that is less than two microns deep.

The photodetection region may be an epitaxial region comprising a photodiode.

15 Charge carriers in the photodiode may be transferred to a rejection region during a rejection period, then a first potential barrier to a first charge carrier storage region may be lowered, then a second potential barrier to a second charge carrier storage region may be lowered.

20 The first potential barrier may be controlled by a first electrode and the second potential barrier may be controlled by a second electrode.

The at least one charge carrier storage region may comprise a plurality of charge carrier storage regions.

The foregoing summary is provided by way of illustration and is not intended to be limiting.

25

BRIEF DESCRIPTION OF DRAWINGS

In the drawings, each identical or nearly identical component that is illustrated in various figures is represented by a like reference character. For purposes of clarity, not every component may be labeled in every drawing. The drawings are not necessarily drawn to
30 scale, with emphasis instead being placed on illustrating various aspects of the techniques and devices described herein.

FIG. 1A plots the probability of a photon being emitted as a function of time for two markers with different lifetimes.

FIG. 1B shows example intensity profiles over time for an example excitation pulse (dotted line) and example fluorescence emission (solid line).

FIG. 2A shows a diagram of a pixel of an integrated photodetector.

FIG. 2B illustrates capturing a charge carrier at a different point in time and space
5 than in FIG. 2A.

FIG. 3 shows an example of a direct binning pixel.

FIG. 4 shows a flowchart of a method of operating a direct binning pixel.

FIG. 5A-F show the direct binning pixel at various stages of the method of FIG. 4.

FIG. 6 shows a cross-sectional view of a direct binning pixel.

10 FIG. 7 shows a split-doped electrode having a p+ region and an n+ region.

FIG. 8 shows a plan view of an example of a direct binning pixel.

FIG. 9 shows a plan view of another example of a direct binning pixel.

FIG. 10 shows the potential in the direct binning pixel during the rejection period.

FIG. 11 shows the potential in the direct binning pixel during a period in which
15 potential barriers to the rejection region and the bins are raised.

FIG. 12 shows the potential in the direct binning pixel in a period where charge may be transferred to a bin.

FIG. 13 shows transfer of the charge stored in a bin to the floating diffusion FD by lowering a potential barrier produced by a transfer gate.

20 FIG. 14 illustrates resetting the floating diffusion FD.

FIG. 15 shows a plot of absorption depth as a function of wavelength.

FIG. 16 shows the doping profile and potential for an example of a photodiode.

FIG. 17 shows a deep doped region that may prevent deep-generated carriers from reaching the surface.

25 FIG. 18 shows a simulation of the electron motion for 10 ns, illustrating carriers are drawn into the deep n-well region.

FIG. 19 shows an N-type buried layer (deep drain) is biased at high potential.

FIG. 20 shows a P+-type buried layer (deep shield) in contact with the substrate.

FIG. 21 shows examples of materials from which the integrated circuit may be
30 fabricated.

FIG. 22 shows an example of a doping profile for a direct binning pixel, according to some embodiments.

FIG. 23 shows an exemplary process sequence for forming the direct binning pixel with the doping profile illustrated in FIG. 22.

FIG. 24 shows a plot of an exemplary doping profile for arsenic, boron, phosphorous, and nitrogen along the line $y = 0$ of FIG. 22.

5 FIG. 25 shows a plot of electric potential in the pixel of FIG. 23 when all the barriers are closed by setting the voltages of all electrodes to 0V.

FIG. 26 shows a plot of the electric potential in the pixel of FIG. 23 when the voltage of electrode 213 is set to 3V.

10 FIG. 27 shows curves of potential within the substrate as the voltages of the electrodes are varied.

FIGS. 28-32 show an exemplary process of forming the photodetector and four different pixel designs d0-d3. FIG. 28 shows a first level, FIG. 29 shows a second level, FIG. 30 shows a third level, FIG. 31 shows a fourth level and FIG. 32 shows a fifth level.

FIG. 33 shows a diagram of a chip architecture.

15 FIG. 34 is a block diagram of an illustrative computing device.

DETAILED DESCRIPTION

Described herein is an integrated photodetector that can accurately measure, or “time-bin,” the timing of arrival of incident photons. In some embodiments, the integrated
20 photodetector can measure the arrival of photons with nanosecond or picosecond resolution. Such a photodetector may find application in a variety of applications including molecular detection/quantitation, which may be applied to sequencing of nucleic acids (e.g., DNA sequencing). Such a photodetector can facilitate time-domain analysis of the arrival of
25 incident photons from luminescent molecules used to label nucleotides, thereby enabling identification and sequencing of nucleotides based upon luminance lifetimes. Other examples of applications of the integrated photodetector include fluorescence lifetime imaging and time-of-flight imaging, as discussed further below.

Discussion of Time Domain Measurements for Molecular Detection/Quantitation

Detection and quantitation of biological samples may be performed using biological
30 assays (“bioassays”). Bioassays conventionally involve large, expensive laboratory equipment requiring research scientists trained to operate the equipment and perform the bioassays. Bioassays are conventionally performed in bulk such that a large amount of a particular type of sample is necessary for detection and quantitation. Some bioassays are

performed by tagging samples with luminescent markers that emit light of a particular wavelength. The samples are illuminated with a light source to cause luminescence, and the luminescent light is detected with a photodetector to quantify the amount of light emitted by the markers. Bioassays using luminescent tags and/or reporters conventionally involve
5 expensive laser light sources to illuminate samples and complicated luminescent detection optics and electronics to collect the light from the illuminated samples.

In some embodiments, an integrated photodetector as described herein can detect the luminance characteristics of biological and/or chemical sample(s) in response to excitation. More specifically, such an integrated photodetector can detect the temporal characteristics of
10 light received from the sample(s). Such an integrated photodetector can enable detecting and/or discriminating the luminance lifetime, e.g., the fluorescence lifetime, of light emitted by a luminescent molecule in response to excitation. In some embodiments, identification and/or quantitative measurements of sample(s) can be performed based on detecting and/or discriminating luminance lifetimes. For example, in some embodiments sequencing of a
15 nucleic acid (e.g., DNA, RNA) may be performed by detecting and/or discriminating luminance lifetimes of luminescent molecules attached to respective nucleotides. Each luminescent molecule may be directly attached (e.g., bonded) to a corresponding nucleotide or indirectly attached to a corresponding nucleotide via a linker molecule that is bonded to the nucleotide and the luminescent molecule.

In some embodiments, an integrated photodetector having a number of photodetection structures and associated electronics, termed “pixels,” can enable measurement and analysis of a plurality of samples in parallel (e.g., hundreds, thousands, millions or more), which can reduce the cost of performing complex measurements and rapidly advance the rate of discoveries. In some embodiments, each pixel of the photodetector may detect light from a
20 sample, which may be a single molecule or more than one molecule. In some embodiments, such an integrated photodetector can be used for dynamic real time applications such as nucleic acid (e.g., DNA, RNA) sequencing.

Detection/Quantitation of Molecules Using Luminance Lifetimes

An integrated circuit having an integrated photodetector according to aspects of the
30 present application may be designed with suitable functions for a variety of detection and imaging applications. As described in further detail below, such an integrated photodetector can have the ability to detect light within one or more time intervals, or “time bins.” To collect information regarding the time of arrival of the light, charge carriers are generated in

response to incident photons and can be segregated into respective time bins based upon their time of arrival.

An integrated photodetector according to some aspects of the present application may be used for differentiating among light emission sources, including luminescent molecules, such as fluorophores. Luminescent molecules vary in the wavelength of light they emit, the temporal characteristics of the light they emit (e.g., their emission decay time periods), and their response to excitation energy. Accordingly, luminescent molecules may be identified or discriminated from other luminescent molecules based on detecting these properties. Such identification or discrimination techniques may be used alone or in any suitable combination.

In some embodiments, an integrated photodetector as described in the present application can measure or discriminate luminance lifetimes, such as fluorescence lifetimes. Fluorescence lifetime measurements are based on exciting one or more fluorescent molecules, and measuring the time variation in the emitted luminescence. The probability of a fluorescent molecule to emit a photon after the fluorescent molecule reaches an excited state decreases exponentially over time. The rate at which the probability decreases may be characteristic of a fluorescent molecule, and may be different for different fluorescent molecules. Detecting the temporal characteristics of light emitted by fluorescent molecules may allow identifying fluorescent molecules and/or discriminating fluorescent molecules with respect to one another. Luminescent molecules are also referred to herein as luminescent markers, or simply “markers.”

After reaching an excited state, a marker may emit a photon with a certain probability at a given time. The probability of a photon being emitted from an excited marker may decrease over time after excitation of the marker. The decrease in the probability of a photon being emitted over time may be represented by an exponential decay function $p(t) = e^{-t/\tau}$, where $p(t)$ is the probability of photon emission at a time, t , and τ is a temporal parameter of the marker. The temporal parameter τ indicates a time after excitation when the probability of the marker emitting a photon is a certain value. The temporal parameter, τ , is a property of a marker that may be distinct from its absorption and emission spectral properties. Such a temporal parameter, τ , is referred to as the luminance lifetime, the fluorescence lifetime or simply the “lifetime” of a marker.

FIG. 1A plots the probability of a photon being emitted as a function of time for two markers with different lifetimes. The marker represented by probability curve B has a probability of emission that decays more quickly than the probability of emission for the

marker represented by probability curve A. The marker represented by probability curve B has a shorter temporal parameter, τ , or lifetime than the marker represented by probability curve A. Markers may have fluorescence lifetimes ranging from 0.1-20 ns, in some embodiments. However, the techniques described herein are not limited as to the lifetimes of the marker(s) used.

The lifetime of a marker may be used to distinguish among more than one marker, and/or may be used to identify marker(s). In some embodiments, fluorescence lifetime measurements may be performed in which a plurality of markers having different lifetimes are excited by an excitation source. As an example, four markers having lifetimes of 0.5, 1, 2, and 3 nanoseconds, respectively, may be excited by a light source that emits light having a selected wavelength (e.g., 635nm, by way of example). The markers may be identified or differentiated from each other based on measuring the lifetime of the light emitted by the markers.

Fluorescence lifetime measurements may use relative intensity measurements by comparing how intensity changes over time, as opposed to absolute intensity values. As a result, fluorescence lifetime measurements may avoid some of the difficulties of absolute intensity measurements. Absolute intensity measurements may depend on the concentration of fluorophores present and calibration steps may be needed for varying fluorophore concentrations. By contrast, fluorescence lifetime measurements may be insensitive to the concentration of fluorophores.

Luminescent markers may be exogenous or endogenous. Exogenous markers may be external luminescent markers used as a reporter and/or tag for luminescent labeling. Examples of exogenous markers may include fluorescent molecules, fluorophores, fluorescent dyes, fluorescent stains, organic dyes, fluorescent proteins, enzymes, and/or quantum dots. Such exogenous markers may be conjugated to a probe or functional group (e.g., molecule, ion, and/or ligand) that specifically binds to a particular target or component. Attaching an exogenous tag or reporter to a probe allows identification of the target through detection of the presence of the exogenous tag or reporter. Examples of probes may include proteins, nucleic acids such as DNA molecules or RNA molecules, lipids and antibody probes. The combination of an exogenous marker and a functional group may form any suitable probes, tags, and/or labels used for detection, including molecular probes, labeled probes, hybridization probes, antibody probes, protein probes (e.g., biotin-binding probes), enzyme labels, fluorescent probes, fluorescent tags, and/or enzyme reporters.

While exogenous markers may be added to a sample or region, endogenous markers may be already part of the sample or region. Endogenous markers may include any luminescent marker present that may luminesce or “autofluoresce” in the presence of excitation energy. Autofluorescence of endogenous fluorophores may provide for label-free and noninvasive labeling without requiring the introduction of endogenous fluorophores. Examples of such endogenous fluorophores may include hemoglobin, oxyhemoglobin, lipids, collagen and elastin crosslinks, reduced nicotinamide adenine dinucleotide (NADH), oxidized flavins (FAD and FMN), lipofuscin, keratin, and/or porphyrins, by way of example and not limitation.

Differentiating between markers by lifetime measurements may allow for fewer wavelengths of excitation light to be used than when the markers are differentiated by measurements of emission spectra. In some embodiments, sensors, filters, and/or diffractive optics may be reduced in number or eliminated when using fewer wavelengths of excitation light and/or luminescent light. In some embodiments, labeling may be performed with markers that have different lifetimes, and the markers may be excited by light having the same excitation wavelength or spectrum. In some embodiments, an excitation light source may be used that emits light of a single wavelength or spectrum, which may reduce the cost. However, the techniques described herein are not limited in this respect, as any number of excitation light wavelengths or spectra may be used. In some embodiments, an integrated photodetector may be used to determine both spectral and temporal information regarding received light. In some embodiments a quantitative analysis of the types of molecule(s) present may be performed by determining a temporal parameter, a spectral parameter, or a combination of the temporal and spectral parameters of the emitted luminescence from a marker.

An integrated photodetector that detects the arrival time of incident photons may reduce additional optical filtering (e.g., optical spectral filtering) requirements. As described below, an integrated photodetector according to the present application may include a drain to remove photogenerated carriers at particular times. By removing photogenerated carriers in this manner, unwanted charge carriers produced in response to an excitation light pulse may be discarded without the need for optical filtering to prevent reception of light from the excitation pulse. Such a photodetector may reduce overall design integration complexity, optical and/or filtering components, and/or cost.

In some embodiments, a fluorescence lifetime may be determined by measuring the time profile of the emitted luminescence by aggregating collected charge carriers in one or more time bins of the integrated photodetector to detect luminance intensity values as a function of time. In some embodiments, the lifetime of a marker may be determined by performing multiple measurements where the marker is excited into an excited state and then the time when a photon emits is measured. For each measurement, the excitation source may generate a pulse of excitation light directed to the marker, and the time between the excitation pulse and subsequent photon event from the marker may be determined. Additionally or alternatively, when an excitation pulse occurs repeatedly and periodically, the time between when a photon emission event occurs and the subsequent excitation pulse may be measured, and the measured time may be subtracted from the time interval between excitation pulses (i.e., the period of the excitation pulse waveform) to determine the time of the photon absorption event.

By repeating such experiments with a plurality of excitation pulses, the number of instances a photon is emitted from the marker within a certain time interval after excitation may be determined, which is indicative of the probability of a photon being emitted within such a time interval after excitation. The number of photon emission events collected may be based on the number of excitation pulses emitted to the marker. The number of photon emission events over a measurement period may range from 50-10,000,000 or more, in some embodiments, however, the techniques described herein are not limited in this respect. The number of instances a photon is emitted from the marker within a certain time interval after excitation may populate a histogram representing the number of photon emission events that occur within a series of discrete time intervals or time bins. The number of time bins and/or the time interval of each bin may be set and/or adjusted to identify a particular lifetime and/or a particular marker. The number of time bins and/or the time interval of each bin may depend on the sensor used to detect the photons emitted. The number of time bins may be 1, 2, 3, 4, 5, 6, 7, 8, or more, such as 16, 32, 64, or more. A curve fitting algorithm may be used to fit a curve to the recorded histogram, resulting in a function representing the probability of a photon to be emitted after excitation of the marker at a given time. An exponential decay function, such as $p(t) = e^{-t/\tau}$, may be used to approximately fit the histogram data. From such a curve fitting, the temporal parameter or lifetime may be determined. The determined lifetime may be compared to known lifetimes of markers to identify the type of marker present.

A lifetime may be calculated from the intensity values at two time intervals. FIG. 1B shows example intensity profiles over time for an example excitation pulse (dotted line) and example fluorescence emission (solid line). In the example shown in FIG. 1B, the photodetector measures the intensity over at least two time bins. The photons that emit luminescence energy between times t_1 and t_2 are measured by the photodetector as intensity I_1 and luminescence energy emitted between times t_3 and t_4 are measured as I_2 . Any suitable number of intensity values may be obtained although only two are shown in FIG. 1B. Such intensity measurements may then be used to calculate a lifetime. When one fluorophore is present at a time, then the time binned luminescence signal may be fit to a single exponential decay. In some embodiments, only two time bins may be needed to accurately identify the lifetime for a fluorophore. When two or more fluorophores are present, then individual lifetimes may be identified from a combined luminescence signal by fitting the luminescence signal to multiple exponential decays, such as double or triple exponentials. In some embodiments two or more time bins may be needed in order to accurately identify more than one fluorescence lifetime from such a luminescence signal. However, in some instances with multiple fluorophores, an average fluorescence lifetime may be determined by fitting a single exponential decay to the luminescence signal.

In some instances, the probability of a photon emission event and thus the lifetime of a marker may change based on the surroundings and/or conditions of the marker. For example, the lifetime of a marker confined in a volume with a diameter less than the wavelength of the excitation light may be smaller than when the marker is not in the volume. Lifetime measurements with known markers under conditions similar to when the markers are used for labeling may be performed. The lifetimes determined from such measurements with known markers may be used when identifying a marker.

Sequencing Using Luminance Lifetime Measurements

Individual pixels of an integrated photodetector may be capable of fluorescence lifetime measurements used to identify fluorescent tags and/or reporters that label one or more targets, such as molecules or specific locations on molecules. Any one or more molecules of interest may be labeled with a fluorophore, including proteins, amino acids, enzymes, lipids, nucleotides, DNA, and RNA. When combined with detecting spectra of the emitted light or other labeling techniques, fluorescence lifetime may increase the total number of fluorescent tags and/or reporters that can be used. Identification based on lifetime

may be used for single molecule analytical methods to provide information about characteristics of molecular interactions in complex mixtures where such information would be lost in ensemble averaging and may include protein-protein interactions, enzymatic activity, molecular dynamics, and/or diffusion on membranes. Additionally, fluorophores with different fluorescence lifetimes may be used to tag target components in various assay methods that are based on presence of a labeled component. In some embodiments, components may be separated, such as by using microfluidic systems, based on detecting particular lifetimes of fluorophores.

Measuring fluorescence lifetimes may be used in combination with other analytical methods. For an example, fluorescence lifetimes may be used in combination with fluorescence resonance energy transfer (FRET) techniques to discriminate between the states and/or environments of donor and acceptor fluorophores located on one or more molecules. Such measurements may be used to determine the distance between the donor and the acceptor. In some instances, energy transfer from the donor to the acceptor may decrease the lifetime of the donor. In another example, fluorescence lifetime measurements may be used in combination with DNA sequencing techniques where four fluorophores having different lifetimes may be used to label the four different nucleotides (A, T, G, C) in a DNA molecule with an unknown sequence of nucleotides. The fluorescence lifetimes, instead of emission spectra, of the fluorophores may be used to identify the sequence of nucleotides. By using fluorescence lifetime instead of emission spectra for certain techniques, accuracy and measurement resolution may increase because artifacts due to absolute intensity measurements are reduced. Additionally, lifetime measurements may reduce the complexity and/or expense of the system because fewer excitation energy wavelengths are required and/or fewer emission energy wavelengths need be detected.

The methods described herein may be used for sequencing of nucleic acids, such as DNA sequencing or RNA sequencing. DNA sequencing allows for the determination of the order and position of nucleotides in a target nucleic acid molecule. Technologies used for DNA sequencing vary greatly in the methods used to determine the nucleic acid sequence as well as in the rate, read length, and incidence of errors in the sequencing process. A number of DNA sequencing methods are based on sequencing by synthesis, in which the identity of a nucleotide is determined as the nucleotide is incorporated into a newly synthesized strand of nucleic acid that is complementary to the target nucleic acid. Many sequencing by synthesis methods require the presence of a population of target nucleic acid molecules (*e.g.*, copies of

a target nucleic acid) or a step of amplification of the target nucleic acid to achieve a population of target nucleic acids. Improved methods for determining the sequence of single nucleic acid molecules is desired.

There have been recent advances in sequencing single nucleic acid molecules with high accuracy and long read length. The target nucleic acid used in single molecule sequencing technology, for example the SMRT technology developed by Pacific Biosciences, is a single stranded DNA template that is added to a sample well containing at least one component of the sequencing reaction (*e.g.*, the DNA polymerase) immobilized or attached to a solid support such as the bottom of the sample well. The sample well also contains deoxyribonucleoside triphosphates, also referred to a “dNTPs,” including adenine, cytosine, guanine, and thymine dNTPs, that are conjugated to detection labels, such as fluorophores. Preferably each class of dNTPs (*e.g.* adenine dNTPs, cytosine dNTPs, guanine dNTPs, and thymine dNTPs) are each conjugated to a distinct detection label such that detection of the signal indicates the identity of the dNTP that was incorporated into the newly synthesized nucleic acid. The detection label may be conjugated to the dNTP at any position such that the presence of the detection label does not inhibit the incorporation of the dNTP into the newly synthesized nucleic acid strand or the activity of the polymerase. In some embodiments, the detection label is conjugated to the terminal phosphate (the gamma phosphate) of the dNTP.

Any polymerase may be used for single molecule DNA sequencing that is capable of synthesizing a nucleic acid complementary to a target nucleic acid. Examples of polymerases include *E. coli* DNA polymerase I, T7 DNA polymerase, bacteriophage T4 DNA polymerase $\phi 29$ (psi29) DNA polymerase, and variants thereof. In some embodiments, the polymerase is a single subunit polymerase. Upon base pairing between a nucleobase of a target nucleic acid and the complementary dNTP, the polymerase incorporates the dNTP into the newly synthesized nucleic acid strand by forming a phosphodiester bond between the 3' hydroxyl end of the newly synthesized strand and the alpha phosphate of the dNTP. In examples in which the detection label conjugated to the dNTP is a fluorophore, its presence is signaled by excitation and a pulse of emission is detected during the step of incorporation. For detection labels that are conjugated to the terminal (gamma) phosphate of the dNTP, incorporation of the dNTP into the newly synthesized strand results in release the beta and gamma phosphates and the detection label, which is free to diffuse in the sample well, resulting in a decrease in emission detected from the fluorophore.

The techniques described herein are not limited as to the detection or quantitation of molecules or other samples, or to performing sequencing. In some embodiments, an integrated photodetector may perform imaging to obtain spatial information regarding a region, object or scene and temporal information regarding the arrival of incident photons using the region, object or scene. In some embodiments, the integrated photodetector may perform luminescence lifetime imaging of a region, object or sample, such as fluorescence lifetime imaging.

Additional Applications

Although the integrated photodetector described herein may be applied to the analysis of a plurality of biological and/or chemical samples, as discussed above, the integrated photodetector may be applied to other applications, such as imaging applications, for example. In some embodiments, the integrated photodetector may include a pixel array that performs imaging of a region, object or scene, and may detect temporal characteristics of the light received at individual pixels from different regions of the region, object or scene. For example, in some embodiments the integrated photodetector may perform imaging of tissue based on the temporal characteristics of light received from the tissue, which may enable a physician performing a procedure (e.g., surgery) to identify an abnormal or diseased region of tissue (e.g., cancerous or pre-cancerous). In some embodiments, the integrated photodetector may be incorporated into a medical device, such as a surgical imaging tool. In some embodiments, time-domain information regarding the light emitted by tissue in response to a light excitation pulse may be obtained to image and/or characterize the tissue. For example, imaging and/or characterization of tissue or other objects may be performed using fluorescence lifetime imaging.

Although the integrated photodetector may be applied in a scientific or diagnostic context such as by performing imaging or analysis of biological and/or chemical samples, or imaging tissue, as described above, such an integrated photodetector may be used in any other suitable contexts. For example, in some embodiments, such an integrated photodetector may image a scene using temporal characteristics of the light detected in individual pixels. An example of an application for imaging a scene is range imaging or time-of-flight imaging, in which the amount of time light takes to reach the photodetector is analyzed to determine the distance traveled by the light to the photodetector. Such a technique may be used to perform three-dimensional imaging of a scene. For example, a

scene may be illuminated with a light pulse emitted from a known location relative to the integrated photodetector, and the reflected light detected by the photodetector. The amount of time that the light takes to reach the integrated photodetector at respective pixels of the array is measured to determine the distance(s) light traveled from respective portions of the scene to reach respective pixels of the photodetector. In some embodiments, the integrated photodetector may be incorporated into a consumer electronic device such as a camera, cellular telephone, or tablet computer, for example, to enable such devices to capture and process images or video based on the range information obtained.

In some embodiments, the integrated photodetector described in the present application may be used to measure low light intensities. Such a photodetector may be suitable for applications that require photodetectors with a high sensitivity, such as applications that may currently use single photon counting techniques, for example. However, the techniques described herein are not limited in this respect, as the integrated photodetector described in the present applications may measure any suitable light intensities.

Additional Luminescence Lifetime Applications

Imaging and Characterization Using Lifetimes

As mentioned above, the techniques described herein are not limited to labeling, detection and quantitation using exogenous fluorophores. In some embodiments, a region, object or sample may be imaged and/or characterized using fluorescence lifetime imaging techniques through use of an integrated photodetector. In such techniques, the fluorescence characteristics of the region, object or sample itself may be used for imaging and/or characterization. Either exogenous markers or endogenous markers may be detected through lifetime imaging and/or characterization. Exogenous markers attached to a probe may be provided to the region, object, or sample in order to detect the presence and/or location of a particular target component. The exogenous marker may serve as a tag and/or reporter as part of a labeled probe to detect portions of the region, object, or sample that contains a target for the labeled probe. Autofluorescence of endogenous markers may provide a label-free and noninvasive contrast for spatial resolution that can be readily utilized for imaging without requiring the introduction of endogenous markers. For example, autofluorescence signals from biological tissue may depend on and be indicative of the biochemical and structural composition of the tissue.

Fluorescence lifetime measurements may provide a quantitative measure of the conditions surrounding the fluorophore. The quantitative measure of the conditions may be in addition to detection or contrast. The fluorescence lifetime for a fluorophore may depend on the surrounding environment for the fluorophore, such as pH or temperature, and a change in the value of the fluorescence lifetime may indicate a change in the environment surrounding the fluorophore. As an example, fluorescence lifetime imaging may map changes in local environments of a sample, such as in biological tissue (e.g., a tissue section or surgical resection). Fluorescence lifetime measurements of autofluorescence of endogenous fluorophores may be used to detect physical and metabolic changes in the tissue. As examples, changes in tissue architecture, morphology, oxygenation, pH, vascularity, cell structure and/or cell metabolic state may be detected by measuring autofluorescence from the sample and determining a lifetime from the measured autofluorescence. Such methods may be used in clinical applications, such as screening, image-guided biopsies or surgeries, and/or endoscopy. In some embodiments, an integrated photodetector of the present application may be incorporated into a clinical tool, such as a surgical instrument, for example, to perform fluorescence lifetime imaging. Determining fluorescence lifetimes based on measured autofluorescence provides clinical value as a label-free imaging method that allows a clinician to quickly screen tissue and detect small cancers and/or pre-cancerous lesions that are not apparent to the naked eye. Fluorescence lifetime imaging may be used for detection and delineation of malignant cells or tissue, such as tumors or cancer cells which emit luminescence having a longer fluorescence lifetime than healthy tissue. For example, fluorescence lifetime imaging may be used for detecting cancers on optically accessible tissue, such as gastrointestinal tract, bladder, skin, or tissue surface exposed during surgery.

In some embodiments, fluorescence lifetimes may be used for microscopy techniques to provide contrast between different types or states of samples. Fluorescence lifetime imaging microscopy (FLIM) may be performed by exciting a sample with a light pulse, detecting the fluorescence signal as it decays to determine a lifetime, and mapping the decay time in the resulting image. In such microscopy images, the pixel values in the image may be based on the fluorescence lifetime determined for each pixel in the photodetector collecting the field of view.

Imaging a Scene or Object Using Temporal Information

As discussed above, an integrated photodetector as described in the present application may be used in scientific and clinical contexts in which the timing of light emitted may be used to detect, quantify, and or image a region, object or sample. However, the techniques described herein are not limited to scientific and clinical applications, as the integrated photodetector may be used in any imaging application that may take advantage of temporal information regarding the time of arrival of incident photons. An example of an application is time-of-flight imaging.

Time-of-Flight Applications

In some embodiments, an integrated photodetector may be used in imaging techniques that are based on measuring a time profile of scattered or reflected light, including time-of-flight measurements. In such time-of-flight measurements, a light pulse may be emitted into a region or sample and scattered light may be detected by the integrated photodetector.

The scattered or reflected light may have a distinct time profile that may indicate characteristics of the region or sample. Backscattered light by the sample may be detected and resolved by their time of flight in the sample. Such a time profile may be a temporal point spread function (TPSF). The time profile may be acquired by measuring the integrated intensity over multiple time bins after the light pulse is emitted. Repetitions of light pulses and accumulating the scattered light may be performed at a certain rate to ensure that all the previous TPSF is completely extinguished before generating a subsequent light pulse. Time-resolved diffuse optical imaging methods may include spectroscopic diffuse optical tomography where the light pulse may be infrared light in order to image at a further depth in the sample. Such time-resolved diffuse optical imaging methods may be used to detect tumors in an organism or in part of an organism, such as a person's head.

Additionally or alternatively, time-of-flight measurements may be used to measure distance or a distance range based on the speed of light and time between an emitted light pulse and detecting light reflected from an object. Such time-of-flight techniques may be used in a variety of applications including cameras, proximity detection sensors in automobiles, human-machine interfaces, robotics and other applications that may use three-dimensional information collected by such techniques.

Integrated Photodetector for Time Binning Photogenerated Charge Carriers

Some embodiments relate to an integrated circuit having a photodetector that produces charge carriers in response to incident photons and which is capable of discriminating the timing at which the charge carriers are generated by the arrival of incident photons with respect to a reference time (e.g., a trigger event). In some embodiments, a charge carrier segregation structure segregates charge carriers generated at different times and directs the charge carriers into one or more charge carrier storage regions (termed “bins”) that aggregate charge carriers produced within different time periods. Each bin stores charge carriers produced within a selected time interval. Reading out the charge stored in each bin can provide information about the number of photons that arrived within each time interval. Such an integrated circuit can be used in any of a variety of applications, such as those described herein.

An example of an integrated circuit having a photodetection region and a charge carrier segregation structure will be described. In some embodiments, the integrated circuit may include an array of pixels, and each pixel may include one or more photodetection regions and one or more charge carrier segregation structures, as discussed below.

Overview of Pixel Structure and Operation

FIG. 2A shows a diagram of a pixel 100, according to some embodiments. Pixel 100 includes a photon absorption/carrier generation region 102 (also referred to as a photodetection region), a carrier travel/capture region 106, a carrier storage region 108 having one or more charge carrier storage regions, also referred to herein as “charge carrier storage bins” or simply “bins,” and readout circuitry 110 for reading out signals from the charge carrier storage bins.

The photon absorption/carrier generation region 102 may be a region of semiconductor material (e.g., silicon) that can convert incident photons into photogenerated charge carriers. The photon absorption/carrier generation region 102 may be exposed to light, and may receive incident photons. When a photon is absorbed by the photon absorption/carrier generation region 102 it may generate photogenerated charge carriers, such as an electron/hole pair. Photogenerated charge carriers are also referred to herein simply as “charge carriers.”

An electric field may be established in the photon absorption/carrier generation region 102. In some embodiments, the electric field may be “static,” as distinguished from the

changing electric field in the carrier travel/capture region 106. The electric field in the photon absorption/carrier generation region 102 may include a lateral component, a vertical component, or both a lateral and a vertical component. The lateral component of the electric field may be in the downward direction of FIG. 2A, as indicated by the arrows, which induces a force on photogenerated charge carriers that drives them toward the carrier travel/capture region 106. The electric field may be formed in a variety of ways.

In some embodiments one or more electrodes may be formed over the photon absorption/carrier generation region 102. The electrode(s) may have voltages applied thereto to establish an electric field in the photon absorption/carrier generation region 102. Such electrode(s) may be termed “photogate(s).” In some embodiments, photon absorption/carrier generation region 102 may be a region of silicon that is fully depleted of charge carriers.

In some embodiments, the electric field in the photon absorption/carrier generation region 102 may be established by a junction, such as a PN junction. The semiconductor material of the photon absorption/carrier generation region 102 may be doped to form the PN junction with an orientation and/or shape that produces an electric field that induces a force on photogenerated charge carriers that drives them toward the carrier travel/capture region 106. Producing the electric field using a junction may improve the quantum efficiency with respect to use of electrodes overlying the photon absorption/carrier generation region 102 which may prevent a portion of incident photons from reaching the photon absorption/carrier generation region 102. Using a junction may reduce dark current with respect to use of photogates. It has been appreciated that dark current may be generated by imperfections at the surface of the semiconductor substrate that may produce carriers. In some embodiments, the P terminal of the PN junction diode may be connected to a terminal that sets its voltage. Such a diode may be referred to as a “pinned” photodiode. A pinned photodiode may promote carrier recombination at the surface, due to the terminal that sets its voltage and attracts carriers, which can reduce dark current. Photogenerated charge carriers that are desired to be captured may pass underneath the recombination area at the surface. In some embodiments, the lateral electric field may be established using a graded doping concentration in the semiconductor material.

In some embodiments, an absorption/carrier generation region 102 that has a junction to produce an electric field may have one or more of the following characteristics:

- 1) a depleted n-type region that is tapered away from the time varying field,

2) a p-type implant surrounding the n-type region with a gap to transition the electric field laterally into the n-type region, and/or

3) a p-type surface implant that buries the n-type region and serves as a recombination region for parasitic electrons.

5 In some embodiments, the electric field may be established in the photon absorption/carrier generation region 102 by a combination of a junction and at least one electrode. For example, a junction and a single electrode, or two or more electrodes, may be used. In some embodiments, one or more electrodes may be positioned near carrier travel/capture region 106 to establish the potential gradient near carrier travel/capture region
10 106, which may be positioned relatively far from the junction.

As illustrated in FIG. 2A, a photon may be captured and a charge carrier 101A (e.g., an electron) may be produced at time t1. In some embodiments, an electrical potential gradient may be established along the photon absorption/ carrier generation region 102 and the carrier travel/capture region 106 that causes the charge carrier 101A to travel in the
15 downward direction of FIG. 2A (as illustrated by the arrows shown in FIG. 2A). In response to the potential gradient, the charge carrier 101A may move from its position at time t1 to a second position at time t2, a third position at time t3, a fourth position at time t4, and a fifth position at time t5. The charge carrier 101A thus moves into the carrier travel/capture region 106 in response to the potential gradient.

20 The carrier travel/capture region 106 may be a semiconductor region. In some embodiments, the carrier travel/capture region 106 may be a semiconductor region of the same material as photon absorption/carrier generation region 102 (e.g., silicon) with the exception that carrier travel/capture region 106 may be shielded from incident light (e.g., by an overlying opaque material, such as a metal layer).

25 In some embodiments, and as discussed further below, a potential gradient may be established in the photon absorption/carrier generation region 102 and the carrier travel/capture region 106 by electrodes positioned above these regions. However, the techniques described herein are not limited as to particular positions of electrodes used for producing an electric potential gradient. Nor are the techniques described herein limited to
30 establishing an electric potential gradient using electrodes. In some embodiments, an electric potential gradient may be established using a spatially graded doping profile and/or a PN junction. Any suitable technique may be used for establishing an electric potential gradient

that causes charge carriers to travel along the photon absorption/carrier generation region 102 and carrier travel/capture region 106.

A charge carrier segregation structure may be formed in the pixel to enable segregating charge carriers produced at different times. In some embodiments, at least a portion of the charge carrier segregation structure may be formed over the carrier travel/capture region 106. The charge carrier segregation structure may include one or more electrodes formed over the carrier travel/capture region 106, the voltage of which may be controlled by control circuitry to change the electric potential in the carrier travel/capture region 106.

The electric potential in the carrier travel/capture region 106 may be changed to enable capturing a charge carrier. The potential gradient may be changed by changing the voltage on one or more electrodes overlying the carrier travel/capture region 106 to produce a potential barrier that can confine a carrier within a predetermined spatial region. For example, the voltage on an electrode overlying the dashed line in the carrier travel/capture region 106 of FIG. 2A may be changed at time t_5 to raise a potential barrier along the dashed line in the carrier travel/capture region 106 of FIG. 2A, thereby capturing charge carrier 101A. As shown in FIG. 2A, the carrier captured at time t_5 may be transferred to a bin “bin0” of carrier storage region 108. The transfer of the carrier to the charge carrier storage bin may be performed by changing the potential in the carrier travel/capture region 106 and/or carrier storage region 108 (e.g., by changing the voltage of electrode(s) overlying these regions) to cause the carrier to travel into the charge carrier storage bin.

Changing the potential at a certain point in time within a predetermined spatial region of the carrier travel/capture region 106 may enable trapping a carrier that was generated by photon absorption that occurred within a specific time interval. By trapping photogenerated charge carriers at different times and/or locations, the times at which the charge carriers were generated by photon absorption may be discriminated. In this sense, a charge carrier may be “time binned” by trapping the charge carrier at a certain point in time and/or space after the occurrence of a trigger event. The time binning of a charge carrier within a particular bin provides information about the time at which the photogenerated charge carrier was generated by absorption of an incident photon, and thus likewise “time bins,” with respect to the trigger event, the arrival of the incident photon that produced the photogenerated charge carrier.

FIG. 2B illustrates capturing a charge carrier at a different point in time and space. As shown in FIG. 2B, the voltage on an electrode overlying the dashed line in the carrier travel/capture region 106 may be changed at time t_9 to raise a potential barrier along the dashed line in the carrier travel/capture region 106 of FIG. 2B, thereby capturing carrier 101B. As shown in FIG. 2B, the carrier captured at time t_9 may be transferred to a bin “bin1” of carrier storage region 108. Since charge carrier 101B is trapped at time t_9 , it represents a photon absorption event that occurred at a different time (i.e., time t_6) than the photon absorption event (i.e., at t_1) for carrier 101A, which is captured at time t_5 .

10 Direct Binning Pixel

FIG. 3 shows an example of a pixel 200 in which charge carriers generated in the photon absorption/carrier generation region 102 may be directly transferred to a charge storage bin in charge carrier storage region 108. Such a pixel is termed a “direct binning pixel.” As shown in FIG. 3, pixel 200 does not include a carrier travel/capture region 106.

15 Rather than capturing carriers in carrier travel/capture region 106, charge carriers may be directly transferred from photon absorption/carrier generation region 102 into a bin of charge carrier storage region 108. The bin to which a charge carrier is transferred is based on the time of arrival of a photon in photon absorption/carrier generation region 102 that produces the charge carrier. The area of a direct binning pixel may be reduced at least in part due to
20 omission of carrier travel/capture region 106. Advantageously, in some embodiments, a direct binning pixel may take up a smaller area on of a semiconductor chip, which may enable forming many pixels on the chip, such as thousands or millions of pixels, or more. Providing a large number of pixels on a chip may enable performing a large number of measurements in parallel, or performing imaging with high spatial resolution. Alternatively
25 or additionally, a direct binning pixel may have reduced power consumption. Since charging and discharging each electrode of the pixel may consume power, pixel 200 may have reduced power consumption due to the presence of fewer electrodes, i.e., the electrodes for capturing charge carriers in carrier travel/capture region 106 can be omitted.

FIG. 3 shows an example of a pixel 200 having two bins in charge carrier storage
30 region 108: bin 0 and bin 1. As discussed above, bin 0 may aggregate charge carriers received in one period following a trigger event, and bin 1 may aggregate charge carriers received in a later time period with respect to a trigger event. However, charge storage region 108 may have any number of bins, such as one bin, three bins, four bins, or more.

The photon absorption / carrier generation region 102 may include a semiconductor region, which may be formed of any suitable semiconductor, such as silicon, for example. In some embodiments, the photon absorption/carrier generation region 102 may include a photodiode, such as a pinned photodiode. The photodiode may be fully depleted. In some
5 embodiments, the photodiode may remain essentially depleted of electrons at all times. In some embodiments, the photodiode is configured to collect single photons. In such embodiments, a single photoelectron may be generated and confined in the photodiode. If formed by a CMOS process, the photodiode may be fully depleted by potentials available within devices produced by a CMOS process. Electrodes 203, 205 and 206 may be coupled to
10 the diode at least partially surrounding the perimeter of the diode, as shown in more detail in FIG. 8. However, it should be noted that this the embodiment depicted in FIG. 8 is merely one example of a geometry suitable for electrodes 203, 205 and 206. The electrodes 203 and 205 may allow rapid charge transfer of confined carriers. Prior to discussing transfer of charge carriers to the bins, the rejection of unwanted carriers by transfer of the unwanted
15 carriers into a rejection region 105 will be described.

Referring again to FIG. 3, direct binning pixel 200 may include a rejection region 105 to drain or otherwise discard charge carriers produced in photon absorption/carrier generation region 102 during a rejection period. A rejection period may be timed to occur during a trigger event, such as an excitation light pulse. Since an excitation light pulse may produce a
20 number of unwanted charge carriers in photon absorption/carrier generation region 102, a potential gradient may be established in pixel 200 to drain such charge carriers to rejection region 105 during a rejection period. As an example, rejection region 105 may include a high potential diffusion area where electrons are drained to a supply voltage. Rejection region 105 may include an electrode 206 that charge couples region 102 directly to rejection region 105.
25 In some embodiments, the electrode 206 may overlie the semiconductor region. The voltage of the electrode 206 may be varied to establish a desired potential gradient in photon absorption/carrier generation region 102. During a rejection period, the voltage of the electrode 206 may be set to a level that draws carriers from the photon absorption/carrier generation region 102 into the electrode 206, and out to the supply voltage. For example, the
30 voltage of the electrode 206 may be set to a positive voltage to attract electrons, such that they are drawn away from the photon absorption/carrier generation region 102 to rejection region 105. During a rejection period, electrodes 203 and 205 may be set to a potential that forms potential barriers 202 and 204 to prevent the unwanted charge carriers from reaching

the bins. Rejection region 105 may be considered a “lateral rejection region” because it allows transferring carriers laterally from region 102 to a drain. In some embodiments the rejection is in the opposite direction from the photodetection region with respect to the storage bins.

5 Following the rejection period, a photogenerated charge carrier produced in photon absorption/carrier generation region 102 may be time-binned. Individual charge carriers may be directed to a bin based on their time of arrival. To do so, the electrical potential between photon absorption/carrier generation region 102 and charge carrier storage region 108 may be changed in respective time periods to establish a potential gradient that causes the
10 photogenerated charge carriers to be directed to respective time bins. For example, during a first time period a potential barrier 202 formed by electrode 203 may be lowered, and a potential gradient may be established from photon absorption/carrier generation region 102 to bin 0, such that a carrier generated during this period is transferred to bin 0. Then, during a second time period, a potential barrier 204 formed by electrode 205 may be lowered, and a
15 potential gradient may be established from photon absorption/carrier generation region 102 to bin 1, such that a carrier generated during this later period is transferred to bin 1.

FIG. 4 shows a flowchart of a method 2800 of operating pixel 200 that includes performing a plurality of measurements 2820, according to some embodiments. In some embodiments, a “measurement” may include receiving a photon and transferring the captured
20 carrier to a charge storage node corresponding to a particular time period or bin. A measurement may be repeated a plurality of times to gather statistical information about the times at which photons arrive at the photodetector. Such a method may be performed at least partially by an integrated device as described herein.

Step 2802 may be timed to occur during a trigger event. A trigger event may be an
25 event that serves as a time reference for time binning arrival of a photon. The trigger event may be an optical pulse or an electrical pulse, for example, and could be a singular event or a repeating, periodic event. In the context of fluorescence lifetime detection, the trigger event may be the generation of a light excitation pulse to excite a fluorophore. In the context of time-of-flight imaging, the trigger event may be a pulse of light (e.g., from a flash) emitted by
30 an imaging device comprising the integrated photodetector. The trigger event can be any event used as a reference for timing the arrival of photons or carriers.

The generation of the light excitation pulse may produce a significant number of photons, some of which may reach the pixel 200 and may produce charge carriers in the

photon absorption/carrier generation area 102. Since photogenerated carriers from the light excitation pulse are not desired to be measured, they may be rejected by directing them to a drain. This can reduce the amount of unwanted signal that otherwise may need to be prevented from arriving by complex optical components, such as a shutter or filter, which may add additional design complexity and/or cost.

Step 2802 corresponds to a rejection period. The operation of pixel 200 during step 2802 is illustrated in FIG. 5A. In step 2802, the pixel 200 is operated to reject charge carriers produced in region 102 by transferring them to rejection region 105. For example, step 2802 may include controlling electrode 206 to produce a potential gradient that drives charge carriers produced in region 102 to rejection region 105. Carriers are rejected by directing them in the upward direction of FIG. 5A.

In step 2804, photon absorption and carrier generation may be performed in region 102. As discussed above, in some applications the probability of receiving a photon and generating a carrier in response to a trigger event may be low (e.g., about 1 in 10,000).

Accordingly, step 2804 may not be performed for each trigger event, as often no photons may be received in response to a trigger event. However, in some embodiments, the quantity of photons received may be higher.

During step 2804, a potential barrier exists between photodetection region 102 and rejection region 105 to prevent photogenerated charge carriers from being rejected. During step 2804, a potential barrier 202 to bin 0 may be lowered, as shown in FIG. 5B, or may be raised, as shown in FIG. 5C. If the potential barrier 202 to bin 0 is lowered, a charge carrier may pass directly to bin 0 (step 2806). If the potential barrier 202 to bin 0 is raised, a charge carrier may be confined in region 102 until step 2806.

In step 2806, a carrier (if present) is transferred to bin 0. The potential barrier 202 to bin 0 is lowered or remains lowered. If a photogenerated charge carrier is produced in the time period following step 2802, the lowering of the potential barrier 202 allows the charge carrier to be transferred to bin 0. The potential barrier 202 may be raised or lowered by controlling the voltage of an electrode 203 at the boundary between region 102 and bin 0 (FIG. 3, FIG. 5B). Such an electrode may be positioned over the semiconductor region that controls the potential in the semiconductor region. In some embodiments, only a single electrode 203 may be disposed at the boundary between region 102 and bin 0 to control the potential barrier 202 that allows or prevents transfer of a charge carrier to bin 0. However, in some embodiments, the potential barrier 202 may be produced by more than one electrode.

Unlike charge carrier capture region 106 of FIG. 2A, the electrode(s) 206 that produce potential barrier 202 may not trap a charge carrier at a location outside of a bin. Rather, the electrode(s) 206 may control a potential barrier 202 to either allow or prevent a charge carrier from entering bin 0. Also, unlike charge carrier capture region 106, which produces a
5 number of potential barriers between region 102 and a bin, the potential barrier 202 may be a single potential barrier between region 102 and bin 0. The same or similar characteristics as described in this paragraph may be present in bin 1, potential barrier 204 and the electrode(s) 205 that produce potential barrier 204.

In some embodiments, after the rejection period a potential gradient may be formed
10 that only allows charge to flow in one direction, that is, in the direction from region 102 to a time bin. Charge flows to one of the bins in the downward direction of FIGS. 5A-D. A suitable potential gradient may be established in the semiconductor region to cause generated carriers to travel through the semiconductor region in the downward direction of the figures toward carrier storage region 108. Such a potential gradient may be established in any
15 suitable way, such as using a graded doping concentration and/or one or more electrodes at selected potentials. Accordingly, a photogenerated charge carrier produced in region 102 after step 2802 is transferred to bin 0, thus time binning the arrival of the photogenerated charge carrier in bin 0.

Following step 2806, the potential barrier 202 to bin 0 is raised, as illustrated in FIG.
20 5C. Optionally, both the potential barrier 202 to bin 0 and the potential barrier 204 to bin 1 may be raised for a period of time. If both barrier 202 and barrier 204 are raised, a charge carrier produced following step 2806 may be confined in region 102 until step 2808.

In step 2808, a carrier (if present) is transferred to bin 1, as illustrated in FIG. 5D. The potential barrier 204 to bin 1 is lowered. If a photogenerated charge carrier is produced
25 in the time period following step 2806, the lowering of the potential barrier 204 allows the charge carrier to be transferred to bin 1. The potential barrier 204 may be raised or lowered by controlling the voltage of an electrode 205 at the boundary between region 102 and bin 1. Such an electrode may be positioned over the semiconductor region. Accordingly, a photogenerated charge carrier produced in region 102 after step 2806 is transferred to bin 1,
30 thus time binning the arrival of the photogenerated charge carrier in bin 1. Following step 2808, the potential barrier 202 may be raised.

Following step 2808 the measurement 2820 may be repeated $n-1$ times to obtain information (e.g., statistical information) regarding the time periods at which photons tend to

arrive after a trigger event. Time-binned charge carriers may be aggregated in the corresponding charge storage bins as the measurement 2820 is repeated. Repeating the measurement 2820 may enable aggregating a sufficient number of charge carriers in the charge carrier storage bins to provide statistically meaningful results. For example, in the context of fluorescence lifetime measurement, it may be expected that a photon absorption event in response to a photon received from a fluorophore may occur relatively rarely. For example, such an event may be expected to occur once in about 10,000 measurements.

Accordingly, a large number of measurements 2820 may need to be performed to aggregate a sufficient number of charge carriers in the charge carrier storage bins such that the results are statistically meaningful and/or have a sufficient signal to noise ratio. In some embodiments, the number of measurements n of a fluorophore that may be performed for fluorescence lifetime measurement may be 50,000 or more, 100,000 or more, 200,000 or more, 300,000 or more, 400,000 or more 500,000 or more, one million or more, two million or more five million or more, to enable capturing and binning a sufficient number of charge carriers in each bin (i.e., tens or hundreds, or more, in some embodiments). The measurements may be repeated at a frequency in the MHz range, such as between 50 MHz and 100 MHz, between 25 MHz and 200 MHz, between 10 MHz and 500 MHz, or between 1 MHz and 500 MHz, all ranges being inclusive of endpoints, or at another frequency. In some embodiments, after the measurement is repeated $n-1$ times, about one hundred carriers (e.g., electrons) may be accumulated in the time bins. However, this of course depends on the number of photons received. In some embodiments, the number of carriers accumulated in the time bins may be between 10 and 10,000, such as between 50 and 1,000, or any other suitable number. Method 2800 may be performed over any suitable time period in which photons are desired to be captured. In the context of fluorescence lifetime measurement, a suitable period for performing method 2800 may be 10 milliseconds, for example. In some embodiments, a measurement 2820 may be repeated at a frequency that is the MHz range. In some embodiments, the time bins may have a resolution on the scale of picoseconds or nanoseconds.

Once the allotted number of measurements n has been performed, the method proceeds to step 2810 of reading out the time bins. In step 2810, charge is transferred from the bins to a readout node 111, which may include a floating diffusion. Charge may be transferred from individual bins sequentially to readout node 111. For each bin, the charge is transferred to readout node 111 and then may be converted into a voltage using readout

circuitry 110, an example of which is shown in FIG. 6. To transfer the charge from each bin, the voltages on electrodes 213 and/or 214 (FIG. 3) may be changed to lower a potential barrier between the bin and the readout node 111. An example of a readout sequence is to reset the voltage of readout node 111, then transfer the charge from bin 0 to readout node 111 by changing the voltage on electrode 213 to lower a potential barrier 212 between bin 0 and readout node 111. A potential gradient may be established that causes the charge to flow from bin 0 to readout node 111. This is illustrated in FIG. 5E. The charge transferred to readout node 111 may then be converted into a voltage and read out. The voltage of readout node 111 may then be reset. Then, the charge is transferred from bin 1 to readout node 111 by changing the voltage on electrode 215 to lower a potential barrier 214 between bin1 and readout node 111. A potential gradient may be established that causes the charge to flow from bin 1 to readout node 111. This is illustrated in FIG. 5F.

FIG. 6 shows a cross-sectional view of an example of pixel 200 along the line A-A' in FIG. 3. As illustrated, electrodes 206, 203 and 213 are formed on or over a semiconductor substrate. Light is received from a light source 120 at photon absorption/carrier generation area 102. Light source 120 may be any type of light source, including a luminescent sample (e.g., linked to a nucleic acid) or a region or scene to be imaged in imaging applications, by way of example and not limitation. Light source 120 may include unwanted excitation laser light. A light shield 121 prevents light from reaching another portion of the substrate, for example to prevent charges from being generated directly in the storage bins or readout nodes by stray excitation light, or other stray light. Light shield 121 may be formed of any suitable material, such a metal layer of the integrated circuit, by way of example and not limitation. FIG. 6 illustrates the opposite direction of charge transfer during rejection (to the left) and transfer to the bin (right).

Example Readout Circuitry and Sequences

As illustrated in FIG. 6, pixel 200 may include readout circuitry 110 that allows reading out the charge stored in the charge storage bin(s) of the charge carrier storage region 108. Pixel 200 may be an active pixel, such that readout circuitry 110 includes a readout amplifier, or a passive pixel in which readout circuitry 110 does not include a readout amplifier. Any suitable type of active pixel or passive pixel readout circuitry may be used. If readout circuitry 110 includes a readout amplifier, the readout amplifier may take the charge

accumulated in a charge storage bin (e.g., bin 0, bin 1) as an input and produce a voltage representative of the charge in the charge storage bin as an output.

If readout circuitry 110 includes a readout amplifier, any suitable type of amplifier may be used. Examples of suitable amplifiers include amplifiers based on a common source configuration and amplifiers based on a source-follower configuration. One example of readout circuitry 110 based on a source-follower configuration is illustrated in FIG. 6. As shown in FIG. 6, readout region 110 may include a source follower buffer transistor sf, a reset transistor rt, and a row select transistor rs. However, the techniques described herein are not limited as to any particular amplifier configuration. In some embodiments, one or more transfer electrodes 213, 215 may be part of readout circuitry 110.

Any suitable readout techniques may be used, including noise reduction techniques. In some embodiments, readout circuitry 110 may read out the charge carrier storage bins using correlated double sampling. Correlated double sampling is technique in which a first sample may be taken of a node at a reset voltage level which includes an undetermined amount of noise, and a second sample may be taken of a signal level at the node including the same undetermined noise. The noise can be subtracted out by subtracting the sampled reset level from the sampled signal level.

Reading out the time bins may include converting the amount of charge aggregated in each of the charge storage bins into corresponding voltages, as discussed above. Readout from the time bins may be performed at any suitable rate, such as 50 Hz to 100 Hz, 10 Hz to 500 Hz, or another rate. In some embodiments, readout from the charge carrier storage bins of a pixel may be performed at the same time as collection of charge carriers in one or more charge carrier storage bins of the same pixel.

Transfer electrodes 213 and 215 may be charge coupled to each bin separately. A common readout node 111 may be charge coupled to all transfer electrodes. As illustrated in FIG. 6, the readout node 111 may be connected to the source of the reset transistor rt. The drains of the reset transistor rt and row select transistor rs may be connected to a high voltage supply. The gates of the reset transistor rt and row select transistor rs may be controlled by a row driver circuit. In some embodiments, the source of the transistor sf may be connected to the drain of the row select transistor rs. The gate of transistor sf may be connected to the readout node 111. In some embodiments, the source of the source follower may be connected to the column line readout.

Number and Timing of Time Bins

Any suitable number of time bins may be used. In FIG. 3, an example of a pixel with two bins has been illustrated. However, a pixel having any suitable number of bins may be produced based on the desired temporal resolution and other factors. Increasing the number
5 of bins may increase the area taken up by each pixel, and may be achieved by reducing the overall number of pixels or by using a fabrication process having a smaller feature size. Using a small number of bins may allow increasing the number of pixels that can fit on a chip. In some embodiments, a single bin may be used to determine the number of photons arriving within a particular time period.

10 The timing of the time bins may be chosen in any suitable way. In some embodiments, the timing for the time bins may be a fixed such that the timing is the same in each measurement period. The timing may be set based upon a global timing signal. For example, a timing signal may establish the start of a measurement period, and time bins may be controlled to start and end based upon a predetermined amount of time having elapsed
15 from the timing signal. In the fluorescence lifetime measurement context, the timing for the time bins may be set with respect to the timing of an excitation pulse based upon the possible range of fluorescence lifetimes that are expected to be detected. In the time-of-flight imaging context, the timing of the time bins may be set based on an expected distance range for the scene to be imaged. However, in some embodiments the timing of the time bins may be
20 variable or programmable.

In some embodiments, the timing for the time bins may be set based upon the timing of a trigger event that initiates a measurement period for a measurement 2820. In the fluorescence lifetime measurement context, the timing for the time bins may be set in response to detecting the timing of an excitation pulse that excites a fluorophore. For
25 example, when a light excitation pulse reaches the pixel 200, a surge of carriers may travel from the photon absorption / carrier generation region 102 to the drain. The accumulation of photogenerated carriers at the drain in response to the excitation pulse may cause a change in voltage of the drain. Accordingly, in some embodiments the excitation pulse may be detected by detecting the voltage of the drain. For example, a comparator may compare the voltage of
30 the drain to a threshold, and may produce a pulse when the voltage of the drain exceeds the threshold. The timing of the pulse may indicate the timing of the trigger event, and the timing of the time bins may be set based upon this timing. However, the techniques

described herein are not limited in this respect, as any suitable technique may be used to detect the start of a measurement.

In some embodiments, the integrated device may be programmable to enable changing the timing of the time bins. In some embodiments, the timing of the time bins may be programmed for a particular set of measurements to be performed. For example, if the integrated device is used for a first type of test using a first set of markers having lifetimes within a first range, the time bins may be programmed to suitable values for discriminating lifetimes of the markers within that range. However, if the integrated device is used for another type of test that uses different markers having different lifetimes, the time bins may be changed by programming them to correspond to different time intervals suitable for the markers used in the second type of test. In some embodiments, the timing of the time bins may be controlled adaptively between measurements based on the results of a set of measurements.

Example Storage Bins

There are several ways to implement a charge storage bin as a potential well within the semiconductor region. In some embodiments, the potential well may be partially within the electrode 203 or 205. There are two types of transfer for moving charge in and out of the well. The accumulation transfer moves charge into the well. The readout transfer moves charge out of the well.

The following are possible characteristics of the potential well:

- The well may be of sufficient depth to store accumulated charge of at least 100 electrons for 10 ms at 30°C.
- The electrode 203 or 205 charge couples region 102 to the well.
- The well may be at least partially within the electrode 203 or 205.
- The well may be at higher potential during accumulation transfer than the full depletion voltage of region 102.
- The well's full depletion voltage may be at lower potential than the floating diffusion reset level during readout transfer.
- The well's potential may be dynamically modulated in order to serve both the requirements of accumulation transfer and readout transfer.

There are a number of techniques to create the potential well for a bin, such as bin 0 or bin 1. As one example, one or more of electrodes 203, 205, 213 and 215 may be complementary-doped (split-doped). FIG. 7 shows a split-doped electrode 2302 having a p+ region and an n+ region. As shown in FIG. 7, the n+ region of split-doped electrode 2302 may produce a potential well under the n+ region that can confine charge carriers (e.g., electrons). FIG. 7 illustrates that keeping the voltage of the split-doped electrode 2302 high may produce a potential gradient as shown in dashed lines, which may confine charge carriers (e.g., electrons) in a potential well 2304. Lowering the voltage of split-doped electrode 2302 may raise the electric potential under the split-doped electrode 2302 to enable transferring charge trapped in the potential well 2304 to a charge storage bin, for example.

Electrode 2302 may be doped P+ on the side of region 102 and N+ on the bin side. The work function difference may create a voltage gradient, such as 1 volt, for example. A second option is to place a buried channel n-type implant at the well location that is modulated by the electrode. When the electrode is at high potential the well potential increases beyond the collection region. A third option is to produce a replica diode that is the same as the diode of region 102. The diode may be a buried diode, as with the diode of region 102, that has the same implants. It may be formed between the barriers 202 or 204 and the transfer electrode 213. The depletion voltage may be adjusted with n-type implant that extends across the readout transfer gate. The electrode forming barrier 202 or 204 may be doped N+ while the readout transfer electrode may be doped P+. In some embodiments, a combination of the above-described techniques may be used to form the potential well for a bin.

FIG. 8 shows a plan view of an example of a direct binning pixel 200, according to some embodiments. As illustrated, region 102 may have a circular shape, though the techniques described herein are not limited in the respect.

FIG. 9 shows a plan view of another example of a direct binning pixel 200, according to some embodiments. FIG. 9 shows metal terminals overlying and electrically connected to the underlying polysilicon electrodes. Metal region cd is connected to rejection region 105, metal region b0 is connected to electrode 206, metal region b1 is connected to electrode 203, and metal region b2 is connected to electrode 205. Metal region t1 connects to a polysilicon electrode that serves as a transfer gate to bin 0, which allows transferring out the charge stored in bin 0 for readout. Similarly, metal region t2 connects to another polysilicon

electrode that serves as a transfer gate to bin 1, which allows transferring out the charge stored in bin 1 for readout.

There are pocket implants that are positioned on the lower part of electrodes 203 and 205, as shown with the "TG" layer. The intersection between the diffusion and pocket
 5 implants is labeled with $N=0$. Due to side wall implants, the black markings are where pocket potential occurs. In this example, a pocket extends between the electrodes. However, the techniques and devices described herein are not limited in this respect.

The position of a bin may be under an electrode, in a region not covered by the electrode, or both under an electrode and in a region not covered by an electrode. For
 10 example, bin 0 may be under electrode 203, in the region not under electrode 203 between electrode 203 and the polysilicon transfer electrode connected to t1, or both under electrode 203 and in a region not under electrode 203.

FIGS. 10-14 show the doping concentration in the semiconductor material and the potential gradient of pixel 200 at various steps of method 2800 for an embodiment of a pixel
 15 200.

FIG. 10 shows the potential during the rejection period of step 2802, which also corresponds to FIG. 5A. The plot in the bottom left shows the potential along the y dimension of FIG. 8. The photon absorption/carrier generation region 102 is centered at $y = 0$. As seen in the plots on the bottom left and the upper left, when the electrode of the
 20 rejection region to the left of $y = 0$ goes high, the potential drops toward the rejection region at the left of $y = 0$. Accordingly, carriers are transferred from photon absorption/carrier generation region 102 to the rejection region 105. The plot in the bottom right shows the doping concentration.

FIG. 11 shows the potential during a period in which potential barriers to the rejection
 25 region and the bins are raised (as in FIG. 5C). In this state, any charge carriers produced in region 102 are confined in region 102 due to the bowl-shaped potential well produced around $y = 0$.

FIG. 12 shows the potential during steps 2806 and 2808 where charge may be transferred to a bin, corresponding to FIGS. 5B and 5D. The potential in the y dimension is
 30 similar for the cases where charge is transferred to bin 0 and bin 1. In this respect, FIG. 12 does not show the gradient along the lateral dimension of FIG. 8 that would drive a carrier toward one bin vs. the other bin. As shown in FIG. 12, the potential falls off to the right of

region 102 toward the bin, which would drive any carrier that is present into the corresponding bin.

FIGS. 13 and 14 illustrate the potential during the readout phase. FIG. 13 shows transfer of the charge stored in a bin to the floating diffusion FD by lowering a potential
5 barrier produced by a transfer gate. FIG. 14 illustrates resetting the floating diffusion FD.

Vertical Rejection

The inventors have recognized and appreciated a problem arising from photogeneration of charge carriers deep within a semiconductor substrate. Since there may
10 be no significant potential gradient deep within the substrate, carriers that are generated in this region may be slow-moving, and may not take a predictable path. In some cases, deep-generated carriers may ultimately travel to the surface and become confined in region 102. Collecting such carriers in region 102 is undesirable, as they do not correspond to photons that arrived during the current measurement period, and therefore are noise that should be
15 rejected. The inventors have developed structures and techniques to reject deep-generated carriers that may be used in a direct-binning pixel or another type of pixel. Prior to discussing such structures and techniques, the generation and movement of deep-generated carriers will be discussed.

As shown in FIG. 15, absorption depth is a function of wavelength such that longer
20 wavelengths penetrate deeper into a semiconductor before the light is absorbed. The absorption depth is given by the inverse of the absorption coefficient, or $1/a$. The intensity decays exponentially into the substrate such that the absorption depth is the distance into the material at which the light drops to about 36% of the surface intensity, $1/e$, or $1 \text{ tau } (\tau)$. Short wavelength light (blue) has a large absorption coefficient such that it is absorbed within a
25 short distance of the surface, while longer wavelength light (red) is absorbed at a lower rate.

An epi-wafer includes a lightly doped (e.g., $2 \times 10^{15} \text{ cm}^{-3}$) epitaxy region, 3-5 microns thick, with highly doped handle. There is no potential gradient in the active area so the electric field is minimal. Carriers undergo motion from 3 sources:

- 1) Thermal
- 30 2) Drift
- 3) Diffusion

With no electric field or doping gradient, carriers collide with vibrating atoms of the semiconductor in a stochastic process. The carriers electrostatically interact with dopants and

other carriers. The mean time between free collisions at 300°K is about $1e^{-13}$ s with a thermal velocity of $1e^{-7}$ cm/s. The characteristic mean free path is about 10nm.

FIG. 16 shows the doping profile and potential for the photodiode of region 102. A fully depleted lightly doped buried n-type region of ($1 \times 10^{16} \text{cm}^{-3}$) produces an electric field that pulls carriers into the region of highest potential. Carriers generated below the depletion region diffuse into the electric field before becoming confined. The diffusion process is slow and causes carriers to arrive well after they are generated.

The depth of the buried diode region may be limited by the CMOS process at the stage the implant is implemented (energy < 400 keV). The active region and extension of the electric field may be less than 1.5 μm deep, which results in about 20% of photo-electrons entering a region with flat electric field. In a 10 ns cycle, after simulating 1 million photons, about 1 in 40 photons are still lagging in the substrate after half the cycle, or 5ns. Within the first 100 ps, about 1 in 10 photons are still lagging. This represents a best case rejection ratio of 10 to 1 using a 100ps rejection latency.

It is desired to drain the deep-generated carriers and/or at least prevent them from reaching the photodiode region near the surface. The inventors have developed structures and techniques for doing so. In some embodiments, “deep-generated carriers” refers to carriers generated more than 1 micron below the surface. However, the invention is not limited in this respect, as the depth at which the carriers may become an issue may vary for different materials and process technologies.

One technique is to form a drain or barrier below the photodiode that blocks deep-generated carriers from entering the photodiode. FIG. 17 shows a deep doped region that may prevent deep-generated carriers from reaching the surface. The deep doped region may be a deep implant using an energy of 900 keV, or any other suitable energy. In some embodiments, the deep implant may be non-continuous (such as in FIG. 20, for example) to allow the surface to be at the same potential as the bottom of the substrate. FIG. 18 shows a simulation of the electron motion for 10 ns, illustrating carriers are drawn into the deep n-well region.

If the deep doped region is n-type, it may be connected to the rejection region, and thus a supply voltage, to collect and transfer deep-generated carriers to a drain. If the deep doped region is p-type, it may form a barrier that blocks deep doped carriers and prevents them from reaching the photodiode.

Deep carriers may be rejected when using an epitaxy substrate of 3-5 μm thickness, or any other suitable thickness. The photogenerated carriers within 1 μm of the surface may be collected into the depleted diode N-region.

Two separate techniques may be implemented to handle deep carriers:

1) One technique is a buried drain. FIG. 19 shows an example, in which an N-type buried layer (deep drain) is biased at high potential (e.g., 3 volts). Deep photo-electrons are pulled into the N-type buried layer and drained away at the contacts.

2) Another technique is a buried shield. FIG. 20 shows a P+-type buried layer (deep shield) in contact with the substrate. Deep photo-electrons are repelled from the P+-type buried layer and diffuse into N-type pickups and drained away at the contacts. The P+-type buried layer is non-continuous and allows the diode structure to remain biased to substrate potential from the bottom side at low potential. For fast dynamic switching of the electrodes interfacing to the diode, this can be an advantage because the diode depletion voltage remains fixed even at high frequency.

The N and P region on the left and right sides of the buried diode may be implemented using standard NWELL (NW) and P WELL (PW) processing. The N+ taps to the NWELL may be standard source drain highly doped implants. The deep N region may be a high energy phosphorus implant above 1000 keV. The deep P+ region may be a high energy boron implant above 500keV.

Another technique to drain deep generated carriers is to produce a drift field in the substrate that pulls deep-generated carriers away from the surface. The drift field may be generated by producing a vertical potential gradient in the substrate.

Another technique to avoid deep generated carriers is to make the semiconductor region (e.g., an epitaxial region) very thin, such as thinner than three microns, thinner than two microns or thinner than 1 micron.

Additional Embodiments

FIG. 21 shows examples of materials from which the integrated circuit may be fabricated. A pixel may be formed in a semiconductor region, which in some embodiments may be silicon. Insulating regions, such as silicon oxide regions, may insulate areas of the integrated circuit from one another. The electrodes (e.g., electrodes 206, 203 and 213) may be formed of polysilicon or another conductor. Insulating spacers may be positioned at the sides of the electrodes. For example, the insulating regions may be formed of silicon nitride.

A metal such as aluminum may be disposed on the electrodes to make electrical contact thereto. However, other materials may be used, as the devices described herein are not limited as to particular materials.

FIG. 22 shows an example of a doping profile for a pixel 200, according to some embodiments. The photodetection region 102 includes a photodiode having a P-type region at the surface and a buried N-type region. Electrodes 206 and 203 may be doped N-type. Electrode 213 may be doped P-type. The difference in doping between electrode 203 and electrode 213 may create a workfunction difference that allows one implant to be formed in region 108 to allow for confining charge carriers, as opposed to a plurality of implants.

However, this is optional, and in some embodiments region 108 may include a plurality of implants. The charge storage region 108 below the electrodes 203 and/or 213 is doped N-type in this example. A highly doped region 301 may be formed in the semiconductor region to the far side of the electrode 213 opposite the photodiode. A barrier implant 302 may be formed to prevent carriers from entering the charge storage region 108 from deep in the substrate. In this example, the barrier implant may be P-type.

The bin may include an implant that spans half of the electrode 203 through the 213 electrode into the diffusion. The bin barrier to the output may be formed by the workfunction difference between a P+ and N+ doped gate electrode. This can form a sufficient 1.1V barrier difference. This difference can be extended by applying a difference voltage between electrode 203 and electrode 213. For example, electrode 213 can be set to 0V and electrode 203 can be set to 0.4V. This creates a 1.5V difference.

The potential barrier to the input may be formed by a boron implant at the diode interface. The barrier potential is relative to the maximum depletion voltage of the bin implant. The bin implant dose and energy may determine the maximum potential depth of the bin. This may be tuned in the process to allow for a sufficient barrier to the input side of the bin. The output side has a robust barrier due to the work function difference and is also tunable by voltages. The input barrier is more important to tune. The bin potential depth may be tuned by applied voltage to the electrode 203. However, this also affects the barrier to the input diode. The barrier to the input diode may be gate controlled. Therefore, the bin implant dose and energy may be tuned in order to deliver a sufficient barrier at maximum bin depletion potential. Using the same mask as the bin implant, a deep, high dose boron implant may form a barrier to the substrate which prevents pick up of stray electrons.

FIG. 23 shows an exemplary process sequence for forming the pixel 200 with the doping profile illustrated in FIG. 22. The process may include any suitable sequence of dopant implants and/or diffusions. However, it should be appreciated that the process of FIG. 23 is by way of example, and other suitable processes may be used.

5 FIG. 24 shows a plot of an exemplary doping profile for arsenic, boron, phosphorous, and Nt along the line $y = 0$ of FIG. 22. Depth into the substrate is shown on the vertical axis, and concentration on the horizontal axis.

FIG. 25 shows a plot of electric potential in the pixel of FIG. 22 when all the barriers are closed by setting the voltages of all electrodes to 0V. As illustrated, a potential well is
10 produced that allows confining carriers in the bin.

FIG. 26 shows a plot of the electric potential in the pixel of FIG. 22 when the voltage of electrode 213 is set to 3V. Raising the voltage on electrode 213 lowers the barrier between the bin and the readout node 111.

FIG. 27 shows curves of potential within the substrate as the voltages of the
15 electrodes 206, 203 and 213 are varied.

Example Integrated Circuit Realization and Method of Forming the Integrated Photodetector

In some embodiments, the chip 1300 may be formed in a silicon substrate using a standard CMOS (Complementary Metal Oxide Semiconductor) process. However, the
20 techniques described herein are not limited in this respect, as any suitable substrate or fabrication process may be used. FIGS. 28-32 show an exemplary process of forming the photodetector and four different pixel designs d0-d3. FIG. 28 shows Level 0 with diffusion and N-well regions in the semiconductor region, and an overlying poly electrode layer. FIG. 29 shows Level 1, FIG. 30 shows a Level 2, FIG. 31 shows Level 3 and FIG. 32 shows Level
25 4.

Pixel Array / Chip Architecture

FIG. 33 shows a diagram of the chip architecture, according to some embodiments. As shown in FIG. 33, an integrated circuit or chip 1300 may include a pixel array 1302
30 including a plurality of pixels 100, a control circuit 1304 that includes a timing circuit 1306, voltage/current bias generation circuits 1305 and an interface 1308.

Pixel array 1302 includes an array of pixels 101 laid out in any suitable pattern, such as a rectangular pattern, for example. The pixel array 1302 may have any suitable number of

pixels. The pixel array may have row and/or column conductors for reading out rows or columns of the pixel array 1302. Pixels may be read out in parallel, in series, or a combination thereof. For example, in some embodiments a row of pixels may be read out in parallel, and each row of the pixel array may be read out sequentially. However, the techniques described herein are not limited in this respect, as the pixels may be read out in any suitable manner.

The pixel array 1302 is controlled by a control circuit 1304. Control circuit 1304 may be any suitable type of control circuit for controlling operations on the chip 1300, including operations of the pixel array 1302. In some embodiments, control circuit 1304 may include a microprocessor programmed to control operations of the pixel array 1302 and any other operations on the chip 1300. The control circuit may include a computer readable medium (e.g., memory) storing computer readable instructions (e.g., code) for causing the microprocessor performing such operations. For example, the control circuit 1304 may control producing voltages to be applied to electrodes of the charge carrier segregation structure(s) in each pixel. The control circuit 1304 may change the voltages of one or more electrodes, as discussed above, to capture carriers, transfer carriers, and to perform readout of pixels and the array. The control circuit may set the timing of operations of the charge carrier segregation structure based on a stored timing scheme. The stored timing scheme may be fixed, programmable and/or adaptive, as discussed above.

The control circuit 1304 may include a timing circuit 1306 for timing operations of the charge carrier segregation structure(s) of the pixels or other operations of the chip. In some embodiments, timing circuit 1306 may enable producing signals to precisely control the timing of voltage changes in the charge carrier segregation structure(s) to accurately time bin charge carriers. In some embodiments the timing circuit 1306 may include an external reference clock and/or a delay-locked loop (DLL) for precisely setting the timing of the signals provided to the charge carrier segregation structure(s). In some embodiments, two single-ended delay lines may be used, each with half the number of stages aligned 180-degrees out of phase. However, any suitable technique may be used for controlling the timing of signals on the chip.

The chip 1300 may include an interface 1308 for sending signals from the chip 1300, receiving signals at the chip 1300, or both. The interface 1308 may enable reading out the signals sensed by the pixel array 1302. Readout from the chip 1300 may be performed using an analog interface and/or a digital interface. If readout from the chip 1300 is performed

using a digital interface, the chip 1300 may have one or more analog to digital converters for converting signals read out from the pixel array 1302 into digital signals. In some embodiments, the readout circuit may include a Programmable Gain Amplifier. One or more control signals may be provided to the chip 1300 from an external source via interface 1308.

5 For example, such control signals may control the type of measurements to be performed, which may include setting the timing of the time bins.

Analysis of signals read out from the pixel array 1302 may be performed by circuitry on-chip or off-chip. For example, in the context of fluorescence lifetime measurement, analysis of the timing of photon arrival may include approximating a fluorescence lifetime of a fluorophore. Any suitable type of analysis may be performed. If analysis of signals read
10 out from the pixel array 1302 is performed on-chip, chip 1300 may have any suitable processing circuitry for performing the analysis. For example, chip 1300 may have a microprocessor for performing analysis that is part of or separate from control circuit 1304. If analysis is performed on-chip, in some embodiments the result of the analysis may be sent
15 to an external device or otherwise provided off-chip through interface 1308. In some embodiments all or a portion of the analysis may be performed off-chip. If analysis is performed off-chip, the signals read out from the pixel array 1302 and/or the result of any analysis performed by the chip 1300, may be provided to an external device through interface 1308.

20 In some embodiments, the chip 1300 may include one or more of the following:

1) on-chip, digitally controlled, pixel bias generators (DACs).

2) on-chip, digitally programmable gain amplifiers that convert the single-ended pixel output voltage signal to a differential signal and applies gain to the signal

3) digitally-controlled amplifier bias generators that allow scaling the power
25 dissipation with the output rate.

FIG. 34 is a block diagram of an illustrative computing device 1000 that may be used to implement a control circuit for controlling the pixel array or for performing analysis of the data from the pixels. Computing device 1000 may include one or more processors 1001 and one or more tangible, non-transitory computer-readable storage media (e.g., memory 1003).

30 Memory 1003 may store, in a tangible non-transitory computer-recordable medium, computer program instructions that, when executed, implement any of the above-described functionality. Processor(s) 1001 may be coupled to memory 1003 and may execute such computer program instructions to cause the functionality to be realized and performed.

Computing device 1000 may also include a network input/output (I/O) interface 1005 via which the computing device may communicate with other computing devices (e.g., over a network), and may also include one or more user I/O interfaces 1007, via which the computing device may provide output to and receive input from a user. The user I/O
5 interfaces may include devices such as a keyboard, a mouse, a microphone, a display device (e.g., a monitor or touch screen), speakers, a camera, and/or various other types of I/O devices.

The above-described embodiments can be implemented in any of numerous ways. For example, the embodiments may be implemented using hardware, software or a combination
10 thereof. When implemented in software, the software code can be executed on any suitable processor (e.g., a microprocessor) or collection of processors, whether provided in a single computing device or distributed among multiple computing devices. It should be appreciated that any component or collection of components that perform the functions described above can be generically considered as one or more controllers that control the above-discussed
15 functions. The one or more controllers can be implemented in numerous ways, such as with dedicated hardware, or with general purpose hardware (e.g., one or more processors) that is programmed using microcode or software to perform the functions recited above.

In this respect, it should be appreciated that one implementation of the embodiments described herein comprises at least one computer-readable storage medium (e.g., RAM,
20 ROM, EEPROM, flash memory or other memory technology, CD-ROM, digital versatile disks (DVD) or other optical disk storage, magnetic cassettes, magnetic tape, magnetic disk storage or other magnetic storage devices, or other tangible, non-transitory computer-readable storage medium) encoded with a computer program (i.e., a plurality of executable instructions) that, when executed on one or more processors, performs the above-discussed
25 functions of one or more embodiments. The computer-readable medium may be transportable such that the program stored thereon can be loaded onto any computing device to implement aspects of the techniques discussed herein. In addition, it should be appreciated that the reference to a computer program which, when executed, performs any of the above-discussed functions, is not limited to an application program running on a host computer. Rather, the
30 terms computer program and software are used herein in a generic sense to reference any type of computer code (e.g., application software, firmware, microcode, or any other form of computer instruction) that can be employed to program one or more processors to implement aspects of the techniques discussed herein.

Additional Aspects

Various aspects of the present invention may be used alone, in combination, or in a variety of arrangements not specifically discussed in the embodiments described in the foregoing and is therefore not limited in its application to the details and arrangement of components set forth in the foregoing description or illustrated in the drawings. For example, aspects described in one embodiment may be combined in any manner with aspects described in other embodiments.

Also, the invention may be embodied as a method, of which an example has been provided. The acts performed as part of the method may be ordered in any suitable way. Accordingly, embodiments may be constructed in which acts are performed in an order different than illustrated, which may include performing some acts simultaneously, even though shown as sequential acts in illustrative embodiments.

Use of ordinal terms such as “first,” “second,” “third,” etc., in the claims to modify a claim element does not by itself connote any priority, precedence, or order of one claim element over another or the temporal order in which acts of a method are performed, but are used merely as labels to distinguish one claim element having a certain name from another element having a same name (but for use of the ordinal term) to distinguish the claim elements.

Also, the phraseology and terminology used herein is for the purpose of description and should not be regarded as limiting. The use of “including,” “comprising,” or “having,” “containing,” “involving,” and variations thereof herein, is meant to encompass the items listed thereafter and equivalents thereof as well as additional items.

CLAIMS

1. An integrated circuit, comprising:

a photodetection region configured to receive incident photons, the photodetection
5 region being configured to produce a plurality of charge carriers in response to the incident
photons;

at least one charge carrier storage region; and

a charge carrier segregation structure configured to selectively direct charge carriers
of the plurality of charge carriers directly into the at least one charge carrier storage region
10 based upon times at which the charge carriers are produced.

2. An integrated circuit, comprising:

a direct binning pixel, comprising:

a photodetection region configured to receive incident photons, the
15 photodetection region being configured to produce a plurality of charge carriers in
response to the incident photons;

at least one charge carrier storage region; and

a charge carrier segregation structure configured to selectively direct charge
carriers of the plurality of charge carriers into the at least one charge carrier storage
20 region based upon times at which the charge carriers are produced.

3. An integrated circuit, comprising:

a plurality of pixels, a first pixel of the plurality of pixels being a direct binning pixel
comprising:

25 a photodetection region configured to receive incident photons, the photodetection
region being configured to produce a plurality of charge carriers in response to the incident
photons;

a plurality of charge carrier storage regions; and

a charge carrier segregation structure configured to selectively direct charge carriers
30 of the plurality of charge carriers directly into respective charge carrier storage regions of the
plurality of charge carrier storage regions based upon times at which the charge carriers are
produced, and to aggregate, in the plurality of charge carrier storage regions, charge carriers
produced in a plurality of measurement periods.

4. A photodetection method, comprising:

(A) receiving incident photons at a photodetection region; and

(B) selectively directing charge carriers of a plurality of charge carriers produced

5 in response to the incident photons directly from the photodetection region into at least one charge carrier storage region based upon times at which the charge carriers are produced.

5. The integrated circuit of any of claims 1-3, wherein the charge carrier segregation structure comprises at least one electrode at a boundary between the photodetection region
10 and a first charge carrier storage region of the at least one charge carrier storage region.

6. The integrated circuit of claim 5, wherein the charge carrier segregation structure comprises a single electrode at the boundary between the photodetection region and the first charge carrier storage region.

15 7. The integrated circuit or photodetection method of any preceding claim, wherein no charge carrier capture region is present in the direct binning pixel and/or no charge carrier capture region is present between the photodetection region and a charge carrier storage region.

20 8. The integrated circuit or photodetection method of any preceding claim, wherein charge carriers are transferred to the at least one charge carrier storage region without capturing the carriers between the photodetection region and the at least one charge carrier storage region.

25 9. The integrated circuit or photodetection method of any preceding claim, wherein a charge carrier rejection region discards charge carriers produced in the photodetection region during a rejection period.

30 10. The integrated circuit or photodetection method of claim 9, wherein the discarded charge carriers are removed from the photodetection region in a different direction from a direction in which carriers are directed from the photodetection region toward a charge carrier storage region.

11. The integrated circuit or photodetection method of claim 9, wherein a charge carrier rejection region discards charge carriers produced in the photodetection region during a rejection period by changing a voltage of an electrode at a boundary between the photodetection region and the charge carrier rejection region.

12. The integrated circuit or photodetection method of any preceding claim, wherein single photons are transferred to the at least one charge carrier storage region and aggregated in the at least one charge carrier storage region.

13. The integrated circuit or photodetection method of any preceding claim, wherein charge carriers deeper than one micron below a surface of a semiconductor substrate are rejected.

14. The integrated circuit or photodetection method of claim 13, wherein charge carriers deeper than one micron below the surface of a semiconductor substrate are rejected at least partially by an implant below a photodiode of the photodetection region.

15. The integrated circuit or photodetection method of claim 14, wherein the implant provides a deep shield or a deep drain.

16. The integrated circuit or photodetection method of claim 15, wherein the implant is N-type or P+-type.

17. The integrated circuit or photodetection method of claim 13 or 14, wherein charge carriers deeper than one micron below the surface of a semiconductor substrate are rejected by a drift field below the surface of the semiconductor substrate.

18. The integrated circuit of any of claims 1-3, wherein the photodetection region is formed in an epitaxial region that is less than two microns deep.

19. The integrated circuit or photodetection method of any preceding claim, wherein the photodetection region is an epitaxial region comprising a photodiode.

20. The integrated circuit or photodetection method of any preceding claim, wherein
5 charge carriers in the photodiode are transferred to a rejection region during a rejection period, then a first potential barrier to a first charge carrier storage region is lowered, then a second potential barrier to a second charge carrier storage region is lowered.

21. The integrated circuit or photodetection method of claim 20, wherein the first
10 potential barrier is controlled by a first electrode and the second potential barrier is controlled by a second electrode.

22. The integrated circuit or photodetection method of any preceding claim, wherein the
at least one charge carrier storage region comprises a plurality of charge carrier storage
15 regions.




FIG. 1A




FIG. 1B




FIG. 2A




FIG. 2B




FIG. 3

6/37




FIG. 4




FIG. 5A




FIG. 5B




FIG. 5C




FIG. 5D




FIG. 5E





FIG. 5F



11/37




FIG. 7

12/37




FIG. 8




FIG. 9

14/37




FIG. 10

15/37




FIG. 11

16/37




FIG. 12

17/37




FIG. 13

18/37




FIG. 14

19/37




FIG. 15




FIG. 16




FIG. 17

22/37




FIG. 18

N-type Buried Drain




FIG. 19

P-type Buried Shield




FIG. 20

25/37




FIG. 21




FIG. 22




FIG. 23

27/37




FIG. 24




FIG. 25




FIG. 26

30/37






FIG. 27

31/37




Level 0
FIG. 28




Level 1

FIG. 29

33/37





Level 3

FIG. 31




FIG. 32




FIG. 33




FIG. 34




FIG. 3