The present invention relates generally to a semiconductor device, and in particular, to a semiconductor device employing a method for forming a pattern for the formation of quantum dots or wires with 1-50 nm dimension using the atomic array of a single or a poly crystalline material. The electron beam lithography method in accordance with the present invention uses the phase contrast atomic image of a single or a poly crystalline material itself.
FIG. 1A

FIG. 1B
FIG. 1C
<table>
<thead>
<tr>
<th>CRYSTAL SYSTEMS</th>
<th>P</th>
<th>C</th>
<th>I</th>
<th>F</th>
</tr>
</thead>
<tbody>
<tr>
<td>TRICLINIC</td>
<td><img src="image1" alt="Diagram" /></td>
<td><img src="image2" alt="Diagram" /></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MONOCLINIC</td>
<td><img src="image3" alt="Diagram" /></td>
<td><img src="image4" alt="Diagram" /></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ORTHORHOMBIC</td>
<td><img src="image5" alt="Diagram" /></td>
<td><img src="image6" alt="Diagram" /></td>
<td><img src="image7" alt="Diagram" /></td>
<td><img src="image8" alt="Diagram" /></td>
</tr>
<tr>
<td>TETRAGONAL</td>
<td><img src="image9" alt="Diagram" /></td>
<td><img src="image10" alt="Diagram" /></td>
<td><img src="image11" alt="Diagram" /></td>
<td><img src="image12" alt="Diagram" /></td>
</tr>
<tr>
<td>RHOMBOHEDRAL</td>
<td><img src="image13" alt="Diagram" /></td>
<td><img src="image14" alt="Diagram" /></td>
<td><img src="image15" alt="Diagram" /></td>
<td><img src="image16" alt="Diagram" /></td>
</tr>
<tr>
<td>HEXAGONAL</td>
<td><img src="image17" alt="Diagram" /></td>
<td><img src="image18" alt="Diagram" /></td>
<td><img src="image19" alt="Diagram" /></td>
<td><img src="image20" alt="Diagram" /></td>
</tr>
<tr>
<td>CUBIC</td>
<td><img src="image21" alt="Diagram" /></td>
<td><img src="image22" alt="Diagram" /></td>
<td><img src="image23" alt="Diagram" /></td>
<td><img src="image24" alt="Diagram" /></td>
</tr>
</tbody>
</table>
FIG. 5B
FIG. 6C
SEMICONDUCTOR DEVICE EMPLOYING A METHOD FOR FORMING A PATTERN USING A CRYSTAL STRUCTURE OF A CRYSTALLINE MATERIAL

BACKGROUND OF THE INVENTION

[0001] 1. Field of the Invention

[0002] The present invention relates generally to a method for forming a pattern and a semiconductor device, and in particular, to a method for forming a pattern for the formation of quantum dots or wires with 1-50 nm dimension using the atomic array of a crystalline material and to the manufacture of functional devices that have such a structure.

[0003] In the present invention, the functional device means an electronic, magnetic, or optical device that can be fabricated by procedures including the formation process of quantum dots or wires.

[0004] 2. Description of the Related Art

[0005] The formation process of quantum dots or wires becomes the core process for the fabrication of an electronic, magnetic, or optical device with quantum dots or wires as the application of such devices is increasingly expected. A fundamental operating principle of such devices is based on quantum mechanical results that the physical properties of the particle are greatly affected by its size as it becomes nanometer-sized. Particularly, there are many researches for the single electron transistor which has been suggested as the alternative to MOS device in order to overcome the limitation of the MOS device that has been developed continuously for 40 years.

[0006] Previous researches on the formation processes of quantum dots or wires can largely be divided as follows.

[0007] First, there is a method in which one or a few quantum dots or wires are formed by AFM (Atomic Force Microscopy), STM (Scanning Tunneling Microscopy) and electron beam lithography. This method has the capability to form the quantum dots or wires whose size and location are controlled experimentally, but has difficulty in applying to mass production because of a low throughput.

[0008] Second, there is a method in which quantum dots or wires are formed by the process of patterning and etching. In this method, patterning means the formation process of quantum dots or wires on the substrate by the electron beam direct-writing, or by the etching of the chemical substance which was imprinted by the mask or mold made with an electron beam.

[0009] Third, there is a method in which quantum dots or wires are formed by the nucleation at the early stage of phase transition of materials. This method has can be applied to mass production, but has problems in controlling the size, density or distribution of quantum dots or wires.

SUMMARY OF THE INVENTION

[0010] Therefore, it is an object of the present invention to provide a method for forming a pattern using a crystal structure of a material as a mask.

[0011] It is another object of the present invention to provide a method for forming quantum dots and wires of uniform size and density which can be controlled by patterning a layer using a crystal structure of a material as a mask.

[0012] It is a further object of the present invention to provide a method for forming quantum dots and wires using a crystal structure of a material for fabricating semiconductor devices in practice.

[0013] It is still another object of the present invention to provide a semiconductor device having the structure of quantum dots or wires.

[0014] The foregoing and other objects of the present invention can be achieved by providing a method for forming a pattern using a crystal structure of a material as a mask. According to one aspect of the present invention, a method for forming a pattern using a crystal structure of a material is comprising the steps of locating the material having a crystal structure in the chamber of the transmission electron microscope; radiating an electron beam to the material; forming a pattern from a lattice image of the material having a crystal structure on the surface of an irradiated material by diffracted electron beam and transmitted electron beam passed through the material.

[0015] Preferably, the lattice image is formed by a method of the phase contrast imaging.

[0016] Preferably, the material having crystal structure is processed into a thickness of a few tens of nanometer.

[0017] Preferably, the irradiated material is a photosensitive material on a semiconductor substrate.

[0018] Preferably, the photosensitive substrate has been applied with photo-resist material after deposition of a gate oxide and an amorphous silicon on the substrate in which source and drain regions are already formed.

BRIEF DESCRIPTION OF THE DRAWINGS

[0019] The above and other objects, features and advantages of the present invention will become more apparent from the following detailed description when taken in conjunction with the accompanying drawings in which:

[0020] Figs. 1A to 1C illustrate lattice points moved one-dimensional, two-dimensional, three-dimensional respectively.

[0021] Fig. 2 illustrates an arrangement of atoms around the lattice point.

[0022] Fig. 3 illustrates the 7 crystal systems and the 14 Bravais lattices.

[0023] Fig. 4A illustrates a unit cell of crystal structure of Al.

[0024] Figs. 4B to 4D illustrate two-dimensional projection patterns of Al crystal through the [100], [110], [111] crystallographic orientations.

[0025] Fig. 5A illustrates a unit cell of crystal structure of Si.

[0026] Figs. 5B to 5D illustrate two-dimensional projection patterns of Si crystal through the [100], [110], [111] crystallographic orientations.
FIG. 5E illustrates a three-dimensional projection pattern when FIG. 5C is rotated 56° clockwise and 15° azimuthally.

FIG. 6A illustrates a unit cell of crystal structure of GaAs.

FIGS. 6B to 6D illustrate two-dimensional projection patterns of GaAs crystal through the [100], [110], [111] crystallographic orientations.

FIG. 6E illustrates a three-dimensional projection pattern when FIG. 6C is rotated 56° clockwise and 15° azimuthally.

FIG. 7 is a schematic view of a first embodiment of Transmission Electron Microscopy (TEM) according to the present invention.

FIG. 8 is a schematic view of a second embodiment of TEM according to the present invention.

FIG. 9 is a schematic view of a third embodiment of TEM according to the present invention.

FIGS. 10A to 10F are sectional views sequentially illustrating an embodiment of a process of fabricating single electron transistor.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Hereinafter, preferred embodiments of the present invention will be described in detail with reference to the accompanying drawings. In the following description, well-known functions or constructions are not described in detail.

At first, to help understanding of the invention, crystal structures of general materials and their various schematic figures will be illustrated.

It is well known that the materials in the earth are composed of atoms and molecules which contain a few atoms and particularly, solid material is classified into a crystalline material in which the atoms are situated in a repeating or periodic array over large atomic distances and an amorphous material that lacks a systematic and regular arrangement of atoms over relatively large atomic distances. The research on the periodic array of the atoms started in 1912 by Max von Laue who found x-ray diffraction. In 1913 W. H. Bragg and his son solved the crystal structure of diamond and salt by x-rays and in 1920 Ewald introduced the concept of the reciprocal lattice. Until now, the crystal structures of more than a hundred thousand of organic or inorganic compounds in the earth have discovered.

If a point is moved by the distance a parallel to a certain direction, it matches second point and if that is moved the same way, that becomes third point. As the same way one point is moved parallel repeatedly, an array of points is made as shown FIG. 1A. This array of points which is generated with being repeatedly shifted at regular distance along the given direction is called lattice. The motion of shifting a point in this manner is called translation and expressed as vector a. Here regular distance, that is, the magnitude of the vector a, is called period or unit period. In this array of points, each point is the same and if one point is marked as an origin.

That is, \( r = m \) where \( m \) is an integer from -\( \infty \) to \( \infty \).

Point network plane is generated by translation this array of points to the other direction as shown FIG. 1B and this is called lattice plane. When this lattice plane is translated to translation \( c \), the third direction which is not parallel to this plane, three dimensional point network plane is generated and called space lattice. In this space lattice, each lattice point is described by position vector \( r \) from the origin and expressed as, \( r = m + n + p \).

where, \( m, n, p \) are integers between \( -\infty \) to \( \infty \). The space lattice is infinitely spread in infinite space as shown FIG. 1C.

It is said that a crystal is macroscopically uniform, because the properties of a part of crystal are the same as those of the other part at arbitrary distance away. FIG. 2 shows an imaginary crystal structure. A certain point \( p \) in this crystal is described by the position vector, \( \mathbf{L} \), and the unit translation vectors of this lattice \( \mathbf{a}, \mathbf{b}, \mathbf{c} \),

\[
\mathbf{L} = Xa + Yb + Zc = (m + \alpha a + (n + \beta b + (p + \gamma c))
\]

where, \( X, Y, Z \) are real numbers and \( x, y, z \) are decimals between 0 and 1. That is, a certain point in space is expressed by \( r \) which represents a crystal lattice, and \( r \) which represents position vector in the lattice. Here, the unit lattice described by three translation vectors is called a unit cell.

When a certain point in the crystal is fixed as the origin \((0,0,0)\), all lattice points generated from this point \((0,0,0)\) are identical with the origin and have the same properties. That is to say, whatever point is fixed as the origin in the crystal, every lattice point made by translation from this point is identical. Identical means all properties (including the geometric form of the surroundings around this point, chemical properties such as a kind of neighbor atoms, or physical properties such as electron density, potential difference) are exactly the same.

All crystalline includes one of the 7 crystal systems by the relation between three vectors, \( \mathbf{a}, \mathbf{b}, \mathbf{c} \) that determine unit cell. TABLE 1 shows the relation between lattice parameters which defines three axes of unit cell.

<table>
<thead>
<tr>
<th>Crystal structure</th>
<th>Crystal system</th>
<th>Lattice parameter</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cubic</td>
<td>Cubic</td>
<td>( \alpha = \beta = \gamma = 90^\circ )</td>
</tr>
<tr>
<td>Hexagonal</td>
<td>Hexagonal</td>
<td>( \alpha = \beta = \gamma = 120^\circ )</td>
</tr>
<tr>
<td>Trigonal</td>
<td>Trigonal</td>
<td>( \alpha = \beta = \gamma = 90^\circ )</td>
</tr>
<tr>
<td>Tetragonal</td>
<td>Tetragonal</td>
<td>( \alpha = \beta = \gamma = 90^\circ )</td>
</tr>
<tr>
<td>Orthorhombic</td>
<td>Orthorhombic</td>
<td>( \alpha = \beta = \gamma = 90^\circ )</td>
</tr>
<tr>
<td>Monoclinic</td>
<td>Monoclinic</td>
<td>( \alpha = \beta = \gamma = 90^\circ )</td>
</tr>
</tbody>
</table>

TABLE 1
TABLE 1-continued

<table>
<thead>
<tr>
<th>Crystal structure</th>
<th>Crystal system</th>
<th>Lattice parameter</th>
</tr>
</thead>
<tbody>
<tr>
<td>Monoclinic</td>
<td>Monoclinic</td>
<td>2. b unique</td>
</tr>
<tr>
<td></td>
<td></td>
<td>a = b = c</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 = a = 90° = b</td>
</tr>
<tr>
<td>Triclinic</td>
<td>Triclinic</td>
<td>A = b = c</td>
</tr>
<tr>
<td></td>
<td></td>
<td>a = b = c = 0°</td>
</tr>
</tbody>
</table>

[0046] Also all crystalline have one of the 14 Bravais lattices as shown in FIG. 3. It is classified according to the number of lattice points in unit cell as the primitive cell (P) has one lattice point in unit cell, the base-centered cell (A, B or C) has one lattice point in the center of one plane, the face-centered cell (F) has lattice points in the center of each plane and the body-centered cell (I) has one lattice point in the center of the unit cell.

[0047] The crystal structure, of which more than a hundred thousand of organic or inorganic materials have been known until now, is classified as the 7 crystal systems and the 14 Bravais lattices. Actual crystal structure is composed by the arrangement of one or more of the same or different atoms in each lattice point which is included in the 14 Bravais lattice.

[0048] Next, some examples of such a crystal structure are given and the pattern from the arrangement of atoms which is shown when those crystal structures are projected to the given crystallography orientation is explained.

[0049] For example, Al is a cubic crystal system (a=b=c) and the face-centered cell of the Bravais lattices, so it has four lattice points in one unit cell. The crystal structure of Al is made when one Al atom lies in one lattice point, and the lattice constant of Al is a=b=c=0.404 nm. Therefore the structure of Al unit cell is shown as FIG. 4A, FIG. 4B, 4C, and 4D show the projection pattern of atomic arrangement through [100], [110] and [111] crystallographic orientations.

[0050] The other example is Si of a diamond crystal structure. Si is cubic crystal system and the face-centered of the Bravais lattices like Al (Face Centered Cubic). So it has four lattice points in one unit cell, but it has two atoms in one lattice point unlike simple face-centered cubic crystal system (lattice parameter a=b=c=0.543 nm). Therefore, there are eight atoms in a Si unit cell. FIG. 5A shows the unit cell of Si. As the same way FIG. 5B, 5C and 5D show the two-dimensional projection pattern of atomic arrangement through [100], [110] and [111] crystallographic orientations. FIG. 5E shows the pattern when FIG. 5B is rotated 56° clockwise and 15° azimuthally. As shown FIG. 5C, the image looks like several lines. This is the evidence that depending on processing techniques, SI single crystal can apply to the form of quantum wires in a single electron transistor device.

[0051] And another example is the crystal structure of GaAs. GaAs has a crystal structure of cubic like Al and Si, and the face-centered Bravais lattice like Si. But, unlike Al of a simple cubic lattice and Si of a diamond crystal structure, GaAs has a crystal structure which is an one Ga atom and one As atom at one lattice point, (lattice parameter a=b=c=0.565 nm) FIG. 6A shows the unit cell of crystal structure of GaAs. By the same way, FIGS. 6B, 6C, 6D are two-dimensional projection patterns of GaAs crystal through the [100], [110], [111] crystallographic orientations.

FIG. 6E shows the pattern when FIG. 6C is rotated 56° clockwise and 15° azimuthally in the same manner of FIG. 5E. Like Si, the single crystal of GaAs is a good example applicable to the quantum wire formation.

[0052] Al, Si, and GaAs mentioned above are only a few examples among the already known crystal structures over a hundred thousand. Thus, these demonstrations indicate that very various patterns generated by electrons transmitted in the two dimensional plane can be obtained. Of course, this generated pattern is dependent on the crystallographic orientation as well as on the crystal structure.

[0053] The atom's array of the crystal can be observed using the phase-contrast method in high resolution TEM (transmission electron microscopy). As the electron microscopy has developed, it is possible to distinguish the atoms alignments with the range of 0.14 nm-0.20 nm under 200 kV-300 kV of an accelerating voltage.

[0054] In the phase contrast method, atomic images can be made by the phase difference between diffracted electron beam and transmitted electron beam which is generated from the crystal material. This method has a much better resolution than other methods such as a diffraction contrast or an absorption contrast.

[0055] FIG. 7 shows how an interference image is made by the phase difference. As shown in FIG. 7, the image is formed by the phase difference between diffracted electron beams and transmitted beams in the plane of projection.

[0056] The material (5) with the thickness of a few lens of nanometer is putted in a chamber. Electron beam (3) can transmit this kind of thick material (5). At the same time, the interaction between the material (5) and the transmitted electrons cause the electron beam separated to diffracted beams and transmitted beams.

[0057] Transmitted beam and diffracted beam, which were separated during the transmission through the material (5), pass an objective lens (7) and an aperture (8). As a result of the interference with these two beams, the lattice image of crystal structure is formed. In the present invention, the image plane means the plane where transmitted beam and diffracted beam make the lattice image of a crystal structure by their interference during the transmission of material (5). This image formed in the image plane (9) can be magnified, used as it is or contracted by the lens. In the present invention, the pattern is formed using this image.

[0058] The distance of the interference fringe is proportional to the spacing of lattice, which is the distance between atoms. As a result, the atomic array can be distinguished by this interference pattern.

[0059] In fact, in the practical high resolution TEM, the first interference image which is formed by the objective lens is magnified sequentially by other lens which is located behind the objective lens. As a result, this image which is magnified by several hundreds of thousand can be observed directly. In general, magnification of an objective lens is the range from several decades to several hundreds. For example, when the magnification of an objective lens is one hundred, 3 nm spacing of atomic array is magnified into 30 nm that is a spacing of interference image. When this
interference image is magnified or down scaled again by other lens, the image of atomic line and atoms with the range from a few nm to a few tens of nm will be obtained.

[0060] The present invention is intended to make the pattern by using the crystal structure of materials. The electron beam is radiated to the sample material which has a crystal structure and is loaded in the chamber. When the electron is transmitted through this sample, the lattice image is formed by the phase contrast method. The phase contrast is generated by the interference between the transmitted electron beam and the diffracted electron beam. By using this lattice image of the crystal structure, the pattern for the fabrication of the functional device can be obtained.

[0061] In this embodiment, method for forming a pattern using a crystal structure of a material is to fabricate the semiconductor devices, by placing a material having a crystal structure in the chamber of the TEM, irradiating electron beam, then, forming a lattice image of that material by a method of the phase contrast imaging, and finally forming the pattern in the semiconductor substrate from a lattice image of the material having a crystal structure.

[0062] In the present invention, the method to fabricate the pattern is as follows. The lattice image which is formed in the image plane is magnified or down-scaled to the intended size. Then, this image can expose the photo resist which is applied on the semiconductor materials. This image can be formed by using some parts of the lattice image of the sample material loaded in the chamber.

[0063] In the high resolution TEM that is used currently, the resolution of the atomic scale is already guaranteed. Therefore, in a method for forming a pattern introduced in the invention, if lattice images of a crystal structure that is formed at the imaging plane is scaled down instead of scaling up, then semiconductor substrate that is applied with the photo resist is exposed to this image. As a result, it is possible to form patterns of a few angstrom on the semiconductor wafer.

[0064] The shape of the pattern, which is formed by using a crystal structure of a material by a method of the invention, is determined by a crystal structure of the material used. Therefore, the location of atoms and distances of the atoms in a crystal structure of a material is embodied in the final semiconductor device as it is shaped.

[0065] FIG. 8 shows another example of the present invention.

[0066] As shown in FIG. 8, the material that is processed into the sample with a thickness of a few tens of nanometer (13) is placed at the center of the chamber in order to be passed through by the electron beam (11). The electron beam (11) is split into diffraction beam and transmitted beam by the interaction with the material (13) which have a crystal structure.

[0067] Transmitted beam and diffracted beam, into which the incident beam is split during the transmission through the material (13), pass an objective lens (15) and an aperture (17). As a result of the interference with these two beams, the lattice image of crystal

[0068] structure is formed. In the present invention, the image plane means the plane where transmitted beam and diffracted beam make the lattice image of crystal structure by their interference during the transmission of material (13). The intermediate lens (19) magnifies the image, which is formed at the image plane.

[0069] In the present invention, spacing of the atomic plane of a material, alignment of the electron beam, the degree of vacuum in the column of the TEM, the degree of correction of a astigmatism, and the brightness of the electron gun determine the accelerating voltage. Generally, the current accelerating voltage is the range from 100 keV to 1 MeV. If the spacing of the atomic plane is about 3 angstrom, the accelerating voltage of the 100 kV is used, and if the spacing of the atomic plane is about 2 angstrom, the accelerating voltage of the 200 kV is required.

[0070] The single electron transistor device, which is fabricated by a method of the invention, has the structure that is constituted by a semiconductor substrate, a source region that is formed in the semiconductor substrate, a drain region spaced from the drain region in the semiconductor substrate, and a layer that includes quantum dots. These quantum dots are placed on the semiconductor region located between the drain region and the source region and have the same pattern with the lattice image of the material in the chamber

[0071] FIG. 9 shows another example of the present invention.

[0072] As shown in FIG. 9 the sample material (23) of a few tens of nanometer is placed at the center of the chamber in order to be passed through by the electron beam (21). The electron beam (21) is split into diffraction beam and transmitted beam by the interaction with the material (23) which has a crystal structure.

[0073] Transmitted beam and diffracted beam, into which the incident beam is split during the transmission through the material (23), pass an objective lens (25) and an aperture (27). As a result of the interference with these two beams, the lattice image of crystal structure is formed. In the present invention, the image plane means the plane where transmitted beam and diffracted beam make the lattice image of crystal structure by their interference during the transmission of the material (23). The intermediate lens (29) can reduce the image, which is formed at the image plane.

[0074] FIGS. 10A to 10F are sectional views sequentially illustrating an embodiment of a process of fabricating a single electron transistor.

[0075] FIG. 10A illustrates the steps of forming a source (31) and a drain region (33) in Si wafer.

[0076] FIG. 10B illustrates the steps of growing a gate oxide film (35) of a few nm thickness on the Si wafer and depositing the amorphous Si (37) of a few nm thickness on the gate oxide (35).

[0077] FIG. 10C illustrates the steps of coating photo-resist (39) on the amorphous Si (37).

[0078] Then place a silicon having [110] zone axis in the TEM chamber to form the pattern as shown in FIG. 5E.

[0079] FIG. 10D illustrates the steps of radiating the electron beam to expose the photo-resist film (39).

[0080] FIG. 10E illustrates the steps of removing the photo-resist film (37), and etching the amorphous silicon (37) using the plasma process to form quantum dots.
FIG. 10F illustrates the steps of depositing control oxide (41) and poly-silicon (43) on the amorphous silicon (37) on that region formed quantum dots and then patterning. As a result, the single electron transistor device is fabricated.

In the fabricated device, the pattern of quantum dot that is made on the gate oxide (35) is the same with the pattern of Si, which has [110] zone axis. The size of quantum dot is 5 nm, and the density is about 1012/cm².

In accordance with the present invention as described above, the quantum dots can be formed and controlled using the lattice image of a crystal structure.

While the present invention has been described in detail with reference to the specific embodiments, they are mere exemplary applications. Thus, it is to be clearly understood that many variations can be made by anyone skilled in the art within the scope and spirit of the present invention.

1-12. (canceled)
13. A semiconductor device, comprising:
   a semiconductor substrate,
   a source region located in said semiconductor substrate;
   a drain region spaced apart from said source region and located in said semiconductor substrate;
   a quantum dot layer formed by patterning a gate layer on a semiconductor substrate region which is located between said source and drain region wherein said patterning comprises a method for forming a pattern using a crystal structure of a single or a poly crystalline material, comprising the steps of:
   locating said material having a crystal structure in a chamber;
   radiating an electron beam to said material in said chamber;
   forming a pattern from a lattice image of said material formed as a result of interference between diffracted beam and transmitted beam passed through said material on the surface of an electron beam resist on said gate layer.
14. The semiconductor device of claim 13, wherein said material having a crystal structure has a thickness of a few tens of nanometer.
15. The semiconductor device of claim 13, wherein a quantum dot film exists between said quantum dot layer and said semiconductor substrate.
16. The semiconductor device of claim 13, wherein a control oxide layer is deposited on said quantum dot layer.
17. The semiconductor device of claim 13, wherein said gate layer is formed of an amorphous Si.
18. The semiconductor device of claim 16, wherein a polycrystalline Si layer is deposited on said control oxide layer.
19. A semiconductor device, comprising:
   a semiconductor substrate,
   a source region located in said semiconductor substrate;
   a drain region spaced apart from said source region and located in said semiconductor substrate;
   a quantum dot layer formed by patterning a gate layer on a semiconductor substrate region which is located between said source and drain region wherein said patterning comprises an electron beam lithography method for forming a pattern using a crystal structure of a single or a poly crystalline material, comprising the steps of:
   providing a film of electron beam resist on said gate layer;
   irradiating an electron beam to said material in a chamber;
   forming a pattern from a lattice image of said material formed as a result of interference between a diffracted beam and a transmitted beam passed through said material on said film of electron beam resist on said gate layer.
20. The semiconductor device of claim 19, wherein said material having a crystal structure has a thickness of a few tens of nanometer.
21. The semiconductor device of claim 19, wherein said lattice image of material is formed by a method of the phase contrast imaging.
22. The semiconductor device of claim 19, wherein said material having a crystal structure is Si.
23. The semiconductor device of claim 19, wherein said gate layer is formed of an amorphous Si.
24. The semiconductor device of claim 19, wherein a gate oxide film exists between said quantum dot layer and said semiconductor substrate.
25. The semiconductor device of claim 19, wherein a control oxide layer exists on said quantum dot layer.
26. The semiconductor device of claim 25, wherein a polycrystalline Si layer is deposited on said control oxide layer.
27. A semiconductor device, comprising:
   a semiconductor substrate;
   a source region located in semiconductor substrate;
   a drain region spaced apart from said source region and located in said semiconductor substrate;
   a quantum dot layer formed by patterning a gate layer on a semiconductor substrate region which is located between said source and drain region wherein said patterning comprises an electron beam lithography method for forming a pattern using a crystal structure of a single or a poly crystalline material, comprising the steps of:
   providing a film of electron beam resist on said gate layer;
   irradiating an electron beam to said material in a chamber;
   forming a pattern from a lattice image of said material formed as a result of interference between a diffracted beam and a transmitted beam passed through said material on said film of electron beam resist on said gate layer,
   patterning said film of electron beam resist on said gate layer.
28. The semiconductor device of claim 27, wherein said lattice image of material is formed by a method of the phase contrast imaging.
29. The semiconductor device of claim 27, wherein said material having a crystal structure has a thickness of a few tens of nanometer.
30. The semiconductor device of claim 27, wherein said electron beam lithography method further comprises passing said diffracted beam and said transmitted beam through an aperture prior to said step of forming said pattern.

31. The semiconductor device of claim 27, wherein said gate layer is formed of an amorphous Si.

32. The semiconductor device of claim 27, wherein a gate oxide exists between said quantum layer and said semiconductor substrate.

* * * * *