CIRCUIT FOR VOLTAGE CONTROLLED OSCILLATOR

Inventors: Kanan Saurabh, Ghaziabad (IN); Rawinder Dharmalinggam, Singapore (SG)

Correspondence Address:
WOODARD, EMHARDT, MORIARTY, MCNETT & HENRY LLP
111 MONUMENT CIRCLE, SUITE 3700
INDIANAPOLIS, IN 46204-5137 (US)

Appl. No.: 12/245,078
Filed: Oct. 3, 2008

Publication Classification

Int. Cl.
H03L 1/00 (2006.01)

U.S. Cl. ........................................................................... 331/186

ABSTRACT

A voltage controlled oscillator and a load cell circuit usable in VCO are provided. The VCO features an internal compensation for process, voltage and temperature using a replica of half of the oscillating stage. The load cell circuit comprises a bias transistor to drain a predetermined current from the oscillating stage, a control transistor to vary resistance offered by it responsive to a control voltage applied and a resistor adapted to provide a clamp resistance.
This transistor acts as the biasing transistor and it drains away a fixed current from the oscillating stage.

This transistor acts as the variable resistor depending on VCONTROL. Changing VCONTROL changes the resistance offered by it which changes the band-width and gain of the stage and therefore changes the frequency of oscillation of the VCO.

This transistor acts as a fixed load on the stage and ensures that even with VCONTROL = VDD, the load cell does not offer a very high impedance to the stage. This ensures that the VCO oscillates in all conditions.

Figure 3B
CIRCUIT FOR VOLTAGE CONTROLLED OSCILLATOR

SUMMARY

[0001] This invention is generally related to integrated circuits. More particularly, the present invention provides techniques for voltage controlled oscillator circuit needed in the integrated circuits.

BACKGROUND OF RELATED ART

[0002] Integrated circuit components are used in various kinds of electronic devices used in day-to-day life such as computers, electronic appliances, television, mobile phones, cars, and so on. These components include without limitation microprocessors, microcontrollers, digital logic circuits, A/D and D/A converters, memory devices, display devices etc. The processing within the integrated circuit components as well as interaction between the various integrated circuit components in a circuit needs to occur in synchronization with predetermined time reference. This time reference is often called as “clock”. Typically, the clock is a sequence of electric pulses which occur at regular interval (e.g., every 1 microsecond for 1 MHz clock, every 1 nanosecond for 1 GHz clock etc.). These pulses are generated by clock generator and supplied to integrated circuit components in the circuit to provide them with common time reference.

[0003] The clock generator often includes a circuit component called Phase Locked Loop (PLL). The PLL generates an output signal of a frequency which is locked to (multiple of) the input signal frequency. The input signal typically comes from a stable frequency reference such as “quartz crystal”. The PLL detects any difference (error) between the output frequency and the input frequency, and changes the output frequency to eliminate the error. This is typically achieved by generating a control signal which is related to the error and feeding this control signal to Voltage Controlled Oscillator (VCO). VCO is a component whose output frequency is controllable (changeable) by applying proper control signal (control voltage).

[0004] Though VCO has been described in clock application, it also has several other applications such as reference frequency generator in radio circuits etc. In general, the VCO needs to have certain desirable properties such as described below, in addition to others:

[0005] Low jitter: The clock output by the VCO must have substantially equispaced zero-crossings. There should be minimum variation in the time duration between two successive zero-crossings over time.

[0006] Low conversion gain constant (KVCO): For low jitter applications, the conversion gain constant (KVCO) which is the ratio of the change in the VCO frequency to the change in input voltage should be small. This ensures that noise created by stages preceding the VCO does not unduly affect the overall clock jitter.

[0007] Sufficient tuning range: The tuning range of the VCO (the minimum to maximum frequency it can reach in all conditions) should be large enough to accommodate the ranges desired for applications.

[0008] Minimal variation of the conversion gain constant (KVCO) with variation in process corner, supply voltage, and temperature. This is necessary to maintain the stability of the PLL as the KVCO is a critical parameter contributing to the overall loop bandwidth.

BRIEF SUMMARY OF THE INVENTION

[0010] This invention is generally related to integrated circuits. More particularly, the present invention provides techniques for voltage controlled oscillator module needed in the integrated circuits.

[0011] An object of the present invention is to provide a novel VCO circuit with an improved biasing scheme. In an embodiment, the present invention aims at improving the jitter performance. In another embodiment, the present invention aims at improving the stability of the PLL loop.

[0012] According to an embodiment of the present invention a resistor is added in shunt in the load cell of the VCO. This can improve the linearity of operation. According to another embodiment of the present invention, the steady signals in the VCO are biased through a low frequency (e.g., very low frequency) low pass filter. The low pass filter can filter out noise from transistors which do not operate at high frequency and this can advantageously reduce the overall jitter. According to yet another embodiment of the present invention, control voltage is directly fed to the VCO (e.g., unlike through a conditioning stage as is conventional). This can advantageously reduce power dissipation and noise. These improvements alone or in combination can advantageously provide improved jitter performance.

[0013] According to yet another embodiment, by biasing the VCO through the novel biasing stage and the changed load cell, and by ensuring that the transistor controlling the VCO frequency is always biased in the linear region of operation, the variation in the KVCO over process corners, voltage, and temperature is reduced. This can improve the stability of the PLL. In another embodiment, addition of the resistor in shunt provides that the VCO oscillates with almost all values of the control voltage. This prevents the VCO from stopping oscillations in a certain corner with too high or too low a control voltage. These improvements alone or in combination can provide for increased stability for the VCO.

[0014] It is also an object of the present invention to generate a bias voltage VBIAS, which when suitably applied to the VCO, gives optimum control over VCO gain. It is yet another object of the present invention to feed the control voltage of the VCO, VCONTROL, which controls the frequency of oscillation, directly to the VCO without sending it through another stage.

[0015] By centering the VCO about the desired frequency of oscillation, we can reduce the tuning range of the VCO and consequently, the changes in KVCO. This is possible because the VBIAS voltage automatically compensates for process and temperature variations so that the VCO remains centered around the desired frequency in all cases. In a specific embodiment, a load cell circuit usable in Voltage Controlled Oscillator (VCO) is provided. The circuit comprises a bias transistor, a control transistor and a resistor in parallel. The bias transistor is adapted to drain substantially fixed current from the oscillating stage. The control transistor is adapted to vary resistance offered by it responsive to a control voltage applied at its gate terminal. The resistor is adapted to provide a clamp resistance.

[0016] In a specific embodiment, the VCO bias signal, VBIAS is derived from a replica load cell coupled to an amplifier connected in negative feedback which ensures that
the load cell always offers fixed resistive impedance over variations in process corner, temperature and supply voltage. This VBIAS when sent to all the oscillating stages in the VCO, and suitably applied, ensures that the VCO always oscillates close to a desired fixed frequency by default in the face of variations due to process corner, supply voltage and temperature.

[0017] Depending upon the embodiment, various advantages and/or benefits as described above and throughout the present specification can be achieved by practicing the present invention. These and various other objects, features and advantages of the present invention can be more fully appreciated with reference to the detailed description and accompanying drawings that follow.

**BRIEF DESCRIPTION OF THE DRAWINGS**

[0018] Embodiments of the invention are illustrated in the figures of the accompanying drawings. These figures are merely examples which should not unduly limit the scope of the invention. Persons of ordinary skill in the art can contemplate many alternatives, variations and modifications within the scope of the invention described herein.

[0019] FIG. 1 shows an exemplary schematic of a VCO.

[0020] FIG. 2 shows a more detailed exemplary schematic of VCO according to certain conventional technique.

[0021] FIGS. 3A and 3B show exemplary schematics of a load cell in oscillating stage of VCO.

[0022] FIG. 4 shows a schematic of improved load cell in oscillating stage of VCO according to an embodiment of the present invention.

**DETAILED DESCRIPTION OF THE ILLUSTRATED EMBODIMENTS**

[0023] This invention is generally related to integrated circuits. More particularly, the present invention provides techniques for voltage controlled oscillator module needed in the integrated circuits.

[0024] Integrated circuit components are used in various kinds of electronic devices used in day-to-day life such as computers, electronic appliances, television, mobile phones, cars, and so on. These components include without limitation microprocessors, microcontrollers, digital logic circuits, A/D and D/A converters, memory devices, display devices etc. The processing within the integrated circuit components as well as interaction between the various integrated circuit components in a circuit needs to occur in synchronization with predetermined time reference. This time reference is often called as “clock”. Typically, the clock is a sequence of electric pulses which occur at regular interval (e.g., every 1 microsecond for 1 MHz clock, every 1 nanosecond for 1 GHz clock etc.). These pulses are generated by clock generator and supplied to integrated circuit components in the circuit to provide them with common time reference.

[0025] The clock generator often includes a circuit component called Phase Locked Loop (PLL). The PLL produces an output signal of a frequency which is locked to (multiple of) the input signal frequency. The input signal typically comes from a stable frequency reference such as “quartz crystal”. The PLL detects any difference (error) between the output frequency and the input frequency, and changes the output frequency to eliminate the error. This is typically achieved by generating a control signal which is related to the error and feeding this control signal to Voltage Controlled Oscillator (VCO). VCO is a component whose output frequency is controllable (changeable) by applying proper control signal (control voltage).

[0026] Though VCO has been described in clock application, it also has several other applications such as reference frequency generator in radio circuits etc.

[0027] The VCO needs to have certain desirable properties such as low jitter, low conversion gain constant (KVCO), sufficient tuning range, and minimal variation of the conversion gain constant (KVC0) with variation in process corner, supply voltage, and temperature.

[0028] An exemplary schematic of a VCO is illustrated in FIG. 1. As shown, the VCO can include a bias stage 102 and one or more oscillating stages 104. As shown, the bias stage 102 (sometimes also referred as “signal conditioning circuit”) takes as input VCONTROLL and generates bias voltage (VBIAS) which is fed to the one or more oscillating stage. Changing the VCONTROLL changes the VBIAS which leads to changes in the gain stage behavior (increase/decrease stage gain or bandwidth) of the oscillating stage. This leads to a change in the frequency of oscillation.

[0029] FIG. 2 illustrates a more detailed schematic of a VCO according to certain conventional technique, e.g., as disclosed in U.S. Pat. No. 6,451,143 to Chen et al. Specifically, FIG. 2 shows PMOS implementation as an example, though NMOS or combination of PMOS and NMOS can also be used. Shown in the figure is bias stage 111 and a plurality of oscillating stages 12. The bias stage takes as input VCONTROLL and generates: A voltage (V1) to bias the transistors N12, N31-N34, and a second voltage (V2) to bias the transistors P13-P14, P23-P24 etc. The bias stage thus ensures that the transistors P13-P14, P23-P24 are biased in the linear region. This reduces the resistance offered by them and allows high frequency oscillation. The bias stage also ensures that the transistors P13-P14, P23-P24 are biased in the linear region. This reduces the resistance offered by them and allows high frequency oscillation. The bias stage also ensures that the circuit functions as desired over a wide range of VCONTROLL. This reduces the KVCO while ensuring that the circuit does not cease to oscillate.

[0030] FIG. 2 uses load transistors N12, N31-N34 to provide resistive load to the VCO stages. Multiple transistors can also be used to provide the same load. These transistors acting together comprise a load cell.

[0031] FIGS. 3A and 3B illustrate exemplary schematics of a load cell used in the oscillating stage of VCO. As shown in FIG. 3A, the load cell in the VCO offers variable impedance depending on the VCONTROLL applied to it. For each stage of the VCO, the gain and bandwidth (BW) is closely related to the impedance offered by the load cell. For example, the Gain=g_m*R, and BW=1/(2*pi*R*C), wherein R is the resistance of the load cell.

[0032] The frequency of oscillation of a VCO is dependent on the bandwidth of the stage of the VCO, provided the gain of the loop is above a certain value. Once the resistance is reduced, the bandwidth increases and the gain of the stage decreases. The increase in the bandwidth increases the frequency of oscillation of the VCO as long as the loop gain is still above the critical value (which depends on the non-linearity imposed on each stage by the DC biasing and the number of oscillating stages).

[0033] As shown in FIG. 3B the load cell can comprise of a plurality of transistors in parallel, for example, a biasing transistor (310), a load transistor (312), and a fixed load transistor (314). The biasing transistor drains away a fixed...
current from the oscillating state. The load transistor acts as a variable resistor depending on the VCONTROL applied to it. The fixed load transistor ensures that the impedance of the load cell does not become too high if the VCONTROL becomes too high or too low. This is to ensure that the VCO oscillates in all conditions.

There are several disadvantages of the conventional load cell described with respect to FIG. 3B. For example, the transistor diode used as a default shunt load adds high capacitance on the output nodes. The higher capacitance requires more current to be dissipated for high frequency oscillation. Further, impedance supplied by the transistor diode is quite non-linear. This non-linearity distorts the waveform and adversely affects the jitter performance of the VCO. Also, the transistor diode causes higher jitter due to its own flicker and thermal noise.

In an embodiment of the present invention, a resistor is used as the default shunt load. This advantageously overcomes or minimizes undesirable effects of the transistor diode as described above and throughout the present invention. An exemplary schematic of the load cell according to an embodiment of the present invention is illustrated in FIG. 4. Specifically, FIG. 4 shows NMOS implementation as an example, though PMOS or combination can also be used. It shows load resistors 401 and 402.

In an embodiment, the present invention also contemplates applying VCONTROL directly to the load cell, i.e., without requiring VCONTROL to pass through the bias stage as in conventional techniques (e.g., bias stage 102, 111 etc.). In certain other conventional techniques, the bias stage can also perform functions such as converting voltage to bias current, converting bias voltage to another bias voltage etc. The conventional techniques suffer from several disadvantages as they require bias stage. For example, bandwidth of the PLL can be of the order of a few MHz. This implies that VCONTROL can have a signal bandwidth of a few tens of MHz. The bias stage needs to be faster than the expected rate of change of VCONTROL. This implies that the bias stage needs to have a very high bandwidth, which can also result in high power dissipation. Yet further, a high bandwidth bias stage can inject noise over a large frequency range. In order to prevent noise injection, the bias stage needs to exhibit low noise which can also increase the power dissipation.

As also shown in FIG. 4, the VCO comprises a tail current source (403), two PMOS transistors (404A and 404B) connected in a differential configuration, and two load cells (405A and 405B). The load cells take as input a voltage signal VCONTROL which is the control voltage for changing the frequency of the VCO and a VBias which is the bias voltage for biasing the VCO appropriately.

According to this embodiment of the present invention, the VBias is generated as follows: A load cell 405C which is identical to (relica of) any of the load cells 405A and 405B is provided. It is fed half the tail current of the oscillating stage. This ensures that when biased correctly, the current density in respective transistors of the load cells 405A, 405B, and 405C is identical. In the replica load cell 405C, transistor 406 is biased at a predetermined reference voltage VREF1. This is to ensure that for the VCO to oscillate at the desired oscillating frequency, the VCONTROL is always close to this value VREF1. For example, VREF1 can be set to (V_MAX+V_MIN)/2, where V_MAX and V_MIN are the maximum and minimum desired values of VCONTROL respectively. The gate voltage of transistor 407 in the replica load cell is derived from an amplifier 408 in negative feedback. The amplifier's output is coupled to the gate of the transistor 407, its negative node is connected to another reference voltage VREF2, and the positive node is connected to the voltage across the load cell. The amplifier ensures that the gate of the transistor 407 is biased in such a way that with the current Itail/2, the load cell always generates the voltage VREF2 across it. The gate voltage of the transistor 407 is the VBias for the oscillating stage.

It is to be noted that if both the transistors 406 and 407 operate in the linear region of operation, by fixing the VREF2 and Itail, the resistance offered by the load cell is fixed over process, voltage and temperature.

It can further be noted that the oscillation frequency of the VCO depends on the capacitance at the output of the oscillating stage, and the resistance at the output of the oscillating stage. The capacitance is contributed to by the gate capacitance of various transistors. This is a well-controlled quantity in a typical CMOS process. By utilizing the above mentioned circuit, it is also possible to fix the resistance of the load cell and hence the operating frequency of the VCO over process, voltage and temperature. The VCO can be centered about any desired fixed frequency.

Moreover, by applying a control voltage VCONTROL different from VREF1, on the oscillating stages, it is possible to perturb the VCO system and change the frequency of oscillation. Since the VCO is already centered about the desired frequency of oscillation, a large tuning range is not required. Therefore, the transistor 407 can be of a small width. This small width allows a small frequency change to happen with a large change in the VCONTROL and this reduces the KVCO.

As also shown in FIG. 4, the bias voltage VBias is generated using a replica of a load cell. Moreover, as also shown therein, the VBias voltage is passed through a low pass filter so as to remove the noise from biasing circuitry. It is to be noted that VBias is a static DC voltage. On the other hand, VCONTROL needs to change at high frequency and according to present invention VCONTROL is directly applied to the load cell, i.e., by removing need to pass VCONTROL through bias circuitry. This can provide significant improvements in performance of VCO.

The circuits described herein can be implemented in CMOS, BiCMOS, Bipolar and other technologies. Moreover, the circuit can be implemented in various technologies such as large scale integrated circuits (LSI), very large scale integrated circuits (VLSI), circuits assembled using discrete components etc.

It should be appreciated that the specific embodiments described herein are exemplary only and should not unduly limit the scope of the invention. Persons of ordinary skill in the art can contemplate various alternatives and modifications. These alternatives and modifications lie within the scope and purview of the present invention.

What is claimed is:
1. A load cell circuit usable in a Voltage Controlled Oscillator (VCO), the circuit comprising:
   a bias transistor adapted to drain a predetermined current from the oscillating stage;
   a control transistor adapted to vary resistance offered by it responsive to a control voltage applied; and
   a resistor adapted to provide a clamp resistance, wherein the bias transistor, the control transistor and the resistor are arranged in parallel.
2. The circuit of claim 1 wherein the resistor being a passive resistor.
3. The circuit of claim 1 wherein the control voltage is directly applied to the control transistor.
4. The circuit of claim 3 wherein the control voltage does not pass through a bias stage.
5. The circuit of claim 1 wherein a bias voltage is applied to the bias transistor.
6. The circuit of claim 5 wherein the bias voltage is generated by a bias stage.
7. The circuit of claim 6 wherein the bias voltage is passed from the bias stage to the load cell through a low pass filter.
8. The circuit of claim 6 wherein the bias stage comprises a replica of the bias transistor, the load transistor and the resistor arranged in parallel.
9. The circuit of claim 8 wherein the bias voltage applied to the bias transistor of the load cell is derived from a bias transistor in the replica.
10. The circuit of claim 9 wherein the bias voltage from the bias transistor in the replica is supplied to the bias transistor of the load cell through a low pass filter.
11. The circuit of claim 8 wherein a gate voltage of the bias transistor in the replica is derived from an output of an amplifier in negative feedback configuration, wherein a negative node of the amplifier is connected to a predetermined reference voltage, and a positive node is connected to a voltage across the replica.
12. The circuit of claim 8 wherein a control voltage applied to a control transistor in the replica is set to a predetermined value.
13. The circuit of claim 12 wherein the predetermined value is a constant value.

* * * * *