

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
14 May 2010 (14.05.2010)

(10) International Publication Number
WO 2010/052684 A2

(51) International Patent Classification:
B81C 1/00 (2006.01)

(21) International Application Number:
PCT/IB2009/054998

(22) International Filing Date:
10 November 2009 (10.11.2009)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
08105755.6 10 November 2008 (10.11.2008) EP

(71) Applicant (for all designated States except US): **NXP B.V.** [NL/NL]; High Tech Campus 60, NL-5656 AG Eindhoven (NL).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **VERHEIJDEN, Greja, Johanna, Adriana** [NL/NL]; c/o NXP Semiconductors, Betchworth House 57-65 Station Road, Redhill Surrey RH1 1DL (GB). **KOOPS, Gerhard** [NL/BE]; c/o NXP Semiconductors, Betchworth House 57-65 Station Road, Redhill Surrey RH1 1DL (GB).

(74) Agents: **WILLIAMSON, Paul, L.** et al.; c/o NXP Semiconductors, IP Department, Betchworth House 57-65 Station Road, Redhill Surrey RH1 1DL (GB).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: MEMS DEVICES




FIG. 3

(57) Abstract: A method of manufacturing a MEMS device comprises forming a MEMS device element 14. A sacrificial layer 20 is provided over the device element and a package cover layer 24 is provided over the sacrificial layer. A spacer layer 13 is formed over the sacrificial layer and is etched to define spacer portions adjacent an outer side wall of the sacrificial layer. These improve the hermetic sealing of the side walls of the cover layer 24.



WO 2010/052684 A2

Declarations under Rule 4.17:

— *as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii))*

Published:

— *without international search report and to be republished upon receipt of that report (Rule 48.2(g))*

DESCRIPTION

MEMS DEVICES

5 This invention relates to MEMS devices, and in particular to the formation of packaged devices.

 MEMS technologies are increasingly being used in integrated circuits. However, numerous product concepts have not been implemented in practice
10 as a result of difficulties providing suitable and cost effective packaging. Because MEMS devices are fragile as a result of the moving parts, and the device performance is affected by impurities, they have to be protected by such packaging both for the final use of the device but also during wafer dicing and bonding (when individual devices are separated from a substrate on which
15 an array of devices has been formed).

 There are many contributing factors to the high costs in packaging of MEMS devices and systems. The three principal factors are:

 -proper packaging and efficient assembly of parts and components of sizes less than a few millimetres for MEMS system, with complex geometries,
20 requires special tools and fixtures.

 -the high diversity of MEMS devices and systems makes requirements for reliable packaging vary significantly from one product to another. For example, vacuum packing for hermetic sealing is a necessity in many cases.

 -the small size of parts and components in MEMS devices and systems
25 creates many unique problems in both packaging and assembly.

 There are a number of techniques used for encapsulating MEMS devices:

 -use of off-the-shelf packages and careful handling techniques;
 -attachment of a separate cap, usually glass or silicon, on top of a
30 finished MEMS device part;
 -integrated wafer level encapsulation.

The selection of off-the-shelf components is a costly and time-consuming process.

The use of a separate cap requires a capping wafer, which typically comprises a pre-fabricated cavity formed of glass or silicon. Anodic of frit
5 glass bonding is then used, because of the back-end compatible process temperatures (400°C) in preference to fusion bonding at much higher temperatures (1000°C). A vacuum inside the cavity can be achieved if the bonding is performed in a vacuum chamber. This approach requires wafer bonding and flip-chip alignment equipment.

10 An integrated wafer-level solution involves fabricating caps using standard surface micro machining techniques. This approach consumes less area and the chip height is kept lower than if an independently manufactured cap is used. If the encapsulation is strong enough, the MEMS chip can be further packaged like a normal IC, which is cost effective. Furthermore this
15 allows the possibility of integration with CMOS processes.

In a wafer level encapsulating process, the MEMS structure is built inside a cavity with an encapsulation shell using normal process steps. For most MEMS structures, for instance resonators, the Q-factor increases at lower pressures due to less air-damping. This means that one specification of
20 the encapsulating shell is that it has to be hermetic to avoid the Q-factor decreasing over time.

A preferred deposition process for the capping layer would be PECVD deposition. However, most PECVD layers leak on the side-wall of the cavity when they are used as a capping layer.

25 Using low pressure chemical vapour deposition (LPCVD) layers can overcome this problem, but the different materials available give rise to different problems. The most commonly used LPCVD layers are TEOS, silicon nitride, poly-silicon and SiGe.

The disadvantage of TEOS is that it is etched in HF (Vapour-HF)
30 rapidly, which is most commonly used as etchant for the sacrificial layer. Therefore, using TEOS as a capping layer leads to many extra and difficult

process steps, as a result of the incompatibility with the etching process used for the sacrificial layer.

The etch rate of silicon nitride layers in HF is less but this leaves etch residues if vapour-HF is used. Vapour HF is particularly used for releasing of
5 MEMS structures because there is almost no water involved and the amount of water can be controlled. Water can cause stiction when the resonator is dried afterwards. When liquid HF is used, this stiction has to be overcome by a special drying process.

Layers such as polysilicon and SiGe are almost not affected by HF or
10 vapour-HF but are conductive and interfere with the MEMS-device performance if the space between the cap and MEMS device is limited. Moreover, if a conductive layer is used, an extra mask is needed to isolate the different bond pads.

This invention relates to an improved integrated approach for forming
15 MEMS device packaging.

According to the invention, there is provided a method of manufacturing a MEMS device, comprising:

- forming a MEMS device element;
- 20 forming a patterned sacrificial layer over the device element;
- forming a spacer layer over the sacrificial layer;
- etching the spacer layer to define spacer portions adjacent an outer side wall of the sacrificial layer and remove the spacer layer entirely from the top of the sacrificial layer;
- 25 forming a package cover layer over the sacrificial layer and spacer portions;
- defining at least one opening in the package cover layer;
- removing the sacrificial layer through the at least one opening (24;38), thereby forming a package space over the device element; and
- 30 sealing the at least one opening.

This method provides a way of forming a closed cavity over a MEMS device element, using standard fabrication processes. The spacer layer

provides improved hermetic sealing around the side walls of the cavity, which improves the lifetime of the device. This means the cap layer can be deposited by PECVD, and the material can be chosen without taking into account any side wall leakage issues. For example the cover layer material
5 can be chosen to have very low conductivity so that the electrical performance of the MEMS device is not compromised. Furthermore, the cover layer can be chosen to cause least problems when subjected to the desired sacrificial layer etching process. Any potential side wall leakage issues are resolved by the additional spacer portions.

10 The spacer layer can be formed by an LPCVD process and the spacer layer etching can comprise plasma etching. This means that no additional mask step is required to pattern the spacer portions.

The sacrificial layer can comprise an oxide layer, for example silicon oxide. This can be removed by a standard HF process, preferably with HF
15 vapour etching.

The package cover layer can be deposited by a PECVD process and may for example comprise silicon carbon nitride (SiCN). This has low conductivity and therefore does not affect the electrical performance of the underlying MEMS device.

20 The invention also provides a packaged MEMS device, comprising:
a MEMS device element;
a cavity above the MEMS device element, wherein the cavity has a spacer portion around its periphery;
a package cover layer, provided over the cavity and the spacer portion;
25 and
a sealed sacrificial-etch opening in the package cover layer.

Examples of the invention will now be described with reference to the accompanying drawings, in which:

30 Figure 1 is used to explain a problem with the side walls of a wafer level encapsulation process;

Figure 2 is used to explain the concept underlying the invention; and

Figure 3 shows an example of the manufacturing process in accordance with the invention as well as a finished MEMS device of the invention.

The invention provides a method of manufacturing a MEMS device in which a closed cavity is formed over the MEMS device element. The cavity has side walls in addition to the packaging cover layer.

Figure 1 is used to explain a problem with the side walls of a wafer level encapsulation process.

Figure 1 shows an example structure of a substrate 10, oxide layer 11 and capping layer 13 in the form of a SiCN layer formed by PECVD. The oxide layer 11 represents a cavity and is used to enable the penetration through the capping layer 13 to be shown.

The bottom part of Figure 1 shows two cross-section SEM (scanning electron microscope) pictures of the same stack after an exposure to HF-vapour for 5 minutes. The left and the right images show different rotation angles. The left image gives a better view of the sidewall of the SiCN which seems to be rough (porous). The right image gives a better view that the oxide on the sidewall is removed by vapour-HF. Thus, it can be seen that the HF etching seriously attacks the oxide on the sidewall of the structure. This means that the SiCN is not hermetic enough on the sidewall to prevent the HF from travelling through.

Figure 2 is used to explain the concept underlying the invention. The example structure has the substrate 10, oxide 11 and capping layer 13, again in the form of a SiCN layer formed by PECVD. In addition, a spacer side wall 15 of polysilicon is formed around the outside of the cavity defined by the oxide 10.

The bottom part of Figure 2 again shows two cross section SEM pictures of the same stack after an exposure to HF-vapour for 30min. It can be seen that there is no oxide removed, so the polysilicon spacer prevents the HF from etching the sidewall of the oxide.

The invention is based on the use of this additional spacer layer to provide improved hermetic sealing of the cavity side wall.

Figure 3 shows schematically the method of the invention.

Figure 3a shows a completed surface-micro machined device, in the form of a resonator in this example. The device comprises the silicon substrate 10, a silicon oxide layer 12 which will be used to form a cavity beneath the resonator mass, and the resonator mass 14 formed in a silicon layer 16.

The manufacture of the MEMS device does not need to be altered by this invention, and any conventional techniques can be used. The MEMS device can be a resonator, capacitor or switch, for example. Typically, the device has a movable portion which needs to be carefully protected by the packaging - in this example the device has a suspended resonator mass 14.

A sacrificial layer 20 is deposited and patterned to form an island over the MEMS device, as shown in Figure 1b. This is also formed from silicon oxide so that the sacrificial layer 20 and the layer 12 are etched by the same process.

The sacrificial layer can be a different material, and does not have to be removed by vapour HF. For example, it could be a polymer removed by an oxygen plasma.

Figure 1c shows the formation of a spacer layer, for example formed from polysilicon, polycrystalline SiGe or other LPCVD layer. The spacer is plasma etched to form spacer portions 23 around the outer lateral periphery of the sacrificial layer 20 as shown in Figure 1d. These spacer portions 23 thus surround the outer side wall of the sacrificial layer, and thereby define the outer periphery of the cavity area (after removal of the sacrificial layer).

The spacer layer is removed entirely from the top of the sacrificial layer, so that is not over the MEMS device (beam 14) and thereby does not influence the electrical characteristics of the device. The plasma etching is a mask-less step, so that the additional processing cost is small.

A packaging cap layer 24 of poly-silicon is deposited for the formation of the encapsulation shell, and release holes 25 are patterned as shown in Figure 1e. A PECVD process is used.

Removal of the sacrificial layer 20, through the release holes 25, is

provided, to release the mechanical micro structures as shown in Figure 1f. This defines a cavity 26 over the MEMS device. This also removes a portion of the silicon oxide layer 12 to form a second cavity 28 underneath the MEMS device. However, this second cavity could be formed by a separate process
5 as part of the formation of the structure shown in Figure 1a. In this case, the layers 12 and 20 would be different, and the sacrificial etching would remove only the layer 20. Of course, this would need different etch chemistry for the two layers 12,20, or else the sacrificial layer would have to be deposited over an already released MEMS structure.

10 The etching release holes 25 are then sealed by a cover sealing layer 30 to give the structure shown in Figure 1g. This can be a PVD (physical vapour deposition) layer such as Aluminium. The sealing layer is applied at a low pressure so that the cavity is sealed at the desired low pressure.

The additional step introduced by the invention is a mask-less step, so
15 that little additional expense is introduced into the process flow. The spacer can be formed from standard materials used as spacer etches in semiconductor manufacturing.

One main application of the invention is MEMS resonators. These resonators can be used to substitute crystal oscillators for timing reference
20 purposes.

The capping layer has been described above as SiC. If a different release etch is used, other materials are suitable, such as SiN, SiO₂. Also PVD layers like Al can be used. PVD layers normally have a poor step coverage and will also leak at the sidewall, so that the invention facilitates use
25 of such materials.

Various other modifications like gyroscopes and accelerometers will be apparent to those skilled in the art.

CLAIMS

1. A method of manufacturing a MEMS device, comprising:
forming a MEMS device element (14);
5 forming a patterned sacrificial layer (20) over the device element (14);
forming a spacer layer (13) over the sacrificial layer;
etching the spacer layer (13) to define spacer portions (23) adjacent an
outer side wall of the sacrificial layer (20) and remove the spacer layer (13)
entirely from the top of the sacrificial layer (20);
10 forming a package cover layer (24) over the sacrificial layer (20) and
spacer portions (23);
defining at least one opening (25) in the package cover layer (24);
removing the sacrificial layer (20) through the at least one opening (25),
thereby forming a package space over the device element (14); and
15 sealing the at least one opening (25).
2. A method as claimed in claim 1, wherein the spacer layer (13) is formed
by a LPCVD process.
- 20 3. A method as claimed in claim 2, wherein the spacer layer etching
comprises plasma etching.
4. A method as claimed in any preceding claim, wherein the sacrificial
layer (20) comprises an oxide layer.
25
5. A method as claimed in claim 4, wherein the sacrificial layer (20)
comprises silicon oxide.
6. A method as claimed in any preceding claim, wherein the package
30 cover layer (24) is deposited by a PECVD process.

7. A method as claimed in claim 6, wherein the package cover layer (24) comprises SiCN.
8. A method as claimed in any preceding claim, wherein removing the sacrificial layer (20) comprises a HF-vapour process.
9. A method as claimed in any preceding claim, wherein the MEMS device element (14) comprises a switch, capacitor or resonator.
10. A packaged MEMS device, comprising:
a MEMS device element (14);
a cavity (26) above the MEMS device element, wherein the cavity (26) has a spacer portion (23) around its periphery;
a package cover layer (24), provided over the cavity (26) and the spacer portion (23); and
a sealed sacrificial-etch opening (25) in the package cover layer (24).
11. A device as claimed in claim 10, wherein the spacer portion (23) comprises polycrystalline silicon or polycrystalline silicon-germanium.
12. A device as claimed in claim 10 or 11, wherein the package cover layer (24) comprises SiCN.
13. A device as claimed in any one of claims 10 to 12, comprising a sealing layer (30) over the package cover layer (24)

1/2




FIG. 1




FIG. 2




FIG. 3