

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
24 July 2003 (24.07.2003)

PCT

(10) International Publication Number
WO 03/061005 A2

- (51) International Patent Classification⁷: H01L 23/64
- (21) International Application Number: PCT/US02/39514
- (22) International Filing Date:
10 December 2002 (10.12.2002)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
10/039,131 2 January 2002 (02.01.2002) US
- (71) Applicant: INTEL CORPORATION [US/US]; 2200 Mission College Boulevard, Santa Clara, CA 95052 (US).
- (72) Inventors: RABADAM, Eleanor; 359 Coventry Circle, Folsom, CA 95630 (US). FOEHRINGER, Richard; 3300 Diablo Trail, El Dorado Hills, CA 95682 (US).
- (74) Agents: TROP, Timothy, N.; Trop, Pruner & Hu, P.C., 8554 Katy Freeway, Suite 100, Houston, TX 77024 et al. (US).
- (81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZM, ZW.
- (84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
- Published:**
— without international search report and to be republished upon receipt of that report
- For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*



WO 03/061005 A2

(54) Title: LOWER PROFILE PACKAGE WITH POWER SUPPLY IN PACKAGE

(57) Abstract: A package (10) with a Power Supply In Package (PSIP) feature may include a charge pump (16) external to the die (14) in order to take advantage of a smaller die size. The die (14) may be mounted on a substrate with an array of solder balls (34) of a Ball Grid Array. The package (40) may have substantially the same size as a package without PSIP capability. In one embodiment, the passive components (16) may be mounted on the die (14) using epoxy (18). In another embodiment, the reduced-size passive components (32) may be mounted on the substrate (26) of the ball grid array (34) in a region (33) free of solder balls.

Lower Profile Package With Power Supply In Package

Background

This invention relates generally to integrated circuits and particularly to designs for packaging an integrated circuit die.

5 An integrated circuit chip may be fabricated on a substrate, which may be a silicon wafer, by microelectronic processing. Typically, a multiplicity of chips (dice), separated by scribe lines, is formed simultaneously on a single wafer. Individual dice or chips are separated by dicing or sawing on the scribe lines.

10 Individual dice need to be electrically coupled to external circuitry. However, the dice are fragile and too small to handle easily. Further, they may also be vulnerable to contamination and corrosion by the environment, and subject to overheating during operation unless heat is dissipated. A die package provides the die with mechanical support, electrical connections, protection from contamination and corrosion, and heat dissipation during operation.

15 The process of packaging the die may include attachment of the die to the package, the bonding of wires from leads on the package to pads on the die, and encapsulation of the die for protection.

20 A Power Supply In Package (PSIP) design replaces capacitive charge pumps in a die with inductive charge pumps located outside the die, but still within the same package with the die. The resulting reduced die sizes reduce fabrication costs.

The external inductive charge pump includes discrete passive circuit elements such as inductors and capacitors that are included within the package with the die. As a result of the lack of integration of the charge pump into the die, the resulting package is generally larger. Thus, cost savings may be achieved, but the price may be larger package sizes.

25 The larger package size may be a problem in some applications. Designers may be hesitant to use PSIP parts because doing so may require re-design of the board layout to accommodate the larger package size. In some cases, extra board real estate may be difficult to come by.

30 Thus, there is a need for PSIP packages that substantially preserve non-PSIP form factors.

- 2 -

Brief Description of the Drawings

Figure 1 is an enlarged cross-sectional view of a package for an integrated circuit in accordance with one embodiment of the present invention;

Figure 2 is an enlarged cross-sectional view of a package for an integrated circuit in accordance with another embodiment of the present invention; and

Figure 3 is a bottom plan view of the embodiment shown in Figure 2.

Detailed Description

Referring to Figure 1, a ball grid array (BGA) package 10 in accordance with one embodiment of the present invention may include a substrate 12 that may be electrically coupled to external circuitry using a multiplicity of solder balls 25. The package 10 may contain an integrated circuit die 14 attached to the substrate 12, for example using a suitable adhesive 18. In one embodiment, a set of low profile passive components 16a and 16b form a charge pump located externally of the die 14. The components 16a and 16b may be attached to the upper surface of the die 14, for example using the adhesive 18.

The charge pump components 16 may include inductors and capacitors. The adhesive 18 may be an epoxy adhesive. Further, since the charge pump components 16 are located in the package 10, albeit outside the die 14, the package may be Power Supply In Package (PSIP).

Wirebonds 20 provide electrical connections between the substrate 12 and the die 14 as well as between the substrate 12 and the passive components 16. A protective encapsulation 24 encapsulates the die 14 and components 16, forming a molded array package (MAP).

By using PSIP, a smaller die 14 size may be achieved. However, conventionally the package 10 size would exceed the form factor of a non-PSIP package including generally the same electrical devices because of the lack of integration of the components 16.

The package 10 may substantially maintain the form factor of a corresponding non-PSIP package so that the package 10 may fit within the space allocated on boards for corresponding non-PSIP packages that perform the same function. As a result a compact package 10 may be achieved that has lower costs while substantially maintaining the form factor of corresponding (but more expensive) non-PSIP packages.

The passive components 16 may be selected to have a height not exceeding 16 mils in some embodiments. The vertical profile of this package 10 may be further reduced, in some embodiments, by the use of BGA packaging technology which has a relatively low vertical profile compare to the pin grid array (PGA) packaging technique. The x, y size of the package may be reduced by the use of attachment methods such as user-dispensed epoxy as the adhesive 18 rather than surface mounting the passive components 16 to the substrate 12 beside the die 14.

Referring to Figure 2, in another PSIP embodiment, a ball grid array (BGA) package 26 may include an integrated circuit die 29 mounted on a substrate 28. The upper surface of the substrate 28 may be encapsulated using an encapsulation 30 in one example. The package 26 is electrically connected to external circuitry using a multiplicity of solder balls 34 disposed on the lower surface of the substrate 28. Passive components 32a and 32b including inductors and capacitors may form a charge pump located externally to and disposed beneath the die 29.

Referring to Figure 3, the components 32 may be attached under the substrate 28 within a central field 33 that may be free of solder balls 34. Subsequently the package 26 is attached to external circuitry by surface mounting the solder balls 34.

In one embodiment the height of the passive components 32a and 32b does not exceed the height of the solder balls 34. As a result the passive components 32 may be included on the lower surface of the BGA substrate 28 without increasing the height of the package 26 from what it would have been if the passive components 32 were integrated inside the die 29. Thus the package 26 has the advantage of a smaller die 29 size because of its PSIP design while it still has substantially the same form factor.

While the present invention has been described with respect to a limited number of embodiments, those skilled in the art will appreciate numerous modifications and variations therefrom. It is intended that the appended claims cover all such modifications and variations as fall within the true spirit and scope of this present invention.

What is claimed is:

- 1 1. A package for an electronic device comprising:
2 a substrate;
3 an integrated circuit die mounted on said substrate; and
4 a charge pump including a passive component mounted on said die and
5 electrically coupled to said die, wherein the extension of said component from said die is less
6 than or equal to 16 mils.

- 1 2. The package of claim 1 including a ball grid array with multiple solder balls
2 attached to said substrate.

- 1 3. The package of claim 2 wherein said component is adhesively attached to said
2 die.

- 1 4. The package of claim 3 wherein said adhesive attachment is user-dispensed
2 epoxy.

- 1 5. The package of claim 3 wherein said component and said die are electrically
2 connected to said substrate using wire bonds.

- 1 6. The package of claim 1 wherein said component is an inductor.

- 1 7. The package of claim 1 wherein said component is a capacitor.

- 1 8. The package of claim 1 wherein said package is a molded array package.

- 1 9. The package of claim 1 wherein said package uses Power Supply In Package
2 technology.

- 1 10. A package for an electronic device comprising:
2 a substrate;

- 5 -

3 an integrated circuit die mounted on said substrate;
4 a ball grid array with multiple solder balls attached to said substrate, said
5 substrate including a region free of said balls; and
6 a charge pump including a passive component mounted on said region and
7 electrically coupled to said die, wherein the extension of said component from said substrate
8 is less than or equal to the extension of said balls from said substrate.

1 11. The package of claim 10 wherein said component is surface mounted to said
2 substrate.

1 12. The package of claim 11 wherein said adhesive attachment is solder paste.

1 13. The package of claim 10 wherein said component is an inductor.

1 14. The package of claim 10 wherein said component is a capacitor.

1 15. The package of claim 10 wherein said package is a molded array package.

1 16. The package of claim 10 wherein said package uses Power Supply In Package
2 technology.

1 17. A method comprising:
2 forming a substrate;
3 mounting an integrated circuit die on said substrate; and
4 forming a package with a charge pump coupled to said die in said package;
5 and
6 mounting a passive component on said die and electrically coupling said
7 component to said die, so that the extension of said component from said die is less than or
8 equal to 16 mils.

1 18. The method of claim 17 including attaching a ball grid array with multiple
2 solder balls to said substrate.

1 19. The method of claim 18 including adhesively attaching said component to said
2 die.

1 20. The method of claim 19 including using user-dispensed epoxy to adhesively
2 attach said component.

1 21. The method of claim 20 including using wirebonds to electrically connect said
2 component to said substrate and said die to said substrate.

1 22. The method of claim 17 including forming a molded array package.

1 23. The method of claim 17 including using Power Supply In Package technology.

1 24. A method comprising:
2 forming a substrate;
3 mounting an integrated circuit die on said substrate;
4 forming a package including a charge pump coupled to said die;
5 attaching a ball grid array with multiple solder balls to said substrate, said
6 substrate including a region free of said balls; and
7 mounting a passive component on said region and electrically coupling said
8 component to said die, so that the extension of said component from said substrate is less
9 than or equal to the extension of said balls from said substrate.

1 25. The method of claim 24 including surface mounting said component to said
2 substrate.

1 26. The method of claim 25 including using solder paste to attach said component.

1 27. The method of claim 24 including forming a molded array package.

1 28. The method of claim 24 including using Power Supply In Package technology.

1/1




FIG. 1




FIG. 2




FIG. 3