

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
31 January 2002 (31.01.2002)

PCT

(10) International Publication Number
WO 02/09281 A3

(51) International Patent Classification⁷: H04L 25/49, H03M 5/20, 1/00

(74) Agent: DUIJVESTIJN, Adrianus, J.; Internationaal Octrooibureau B.V., Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).

(21) International Application Number: PCT/EP01/08400

(81) Designated States (*national*): CN, JP.

(22) International Filing Date: 19 July 2001 (19.07.2001)

(84) Designated States (*regional*): European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR).

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
09/625,084 25 July 2000 (25.07.2000) US

Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments


(71) Applicant: KONINKLIJKE PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).

(88) Date of publication of the international search report:
6 June 2002

(72) Inventors: CICCONE, John; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). SESSIONS, D., C.; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). LIEPOLD, Carl; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: 5-ARY RECEIVER UTILIZING COMMON MODE INSENSITIVE DIFFERENTIAL OFFSET COMPARATOR



(57) Abstract: A signal converter is provided for converting multiple level encoded digital signals into a binary equivalent signal. The signal converter includes a reference voltage generator, a plurality of four-input differential comparators, timing recovery circuitry, and signal conversion circuitry. The reference voltage generator is operative to generate a plurality of progressively larger differential reference voltages. The plurality of differential comparators are each operative to compare magnitude of a differential input voltage with magnitude of a dedicated one of the progressively larger differential reference voltages and produce a differential output voltage having a first logical sense if the magnitude of the differential input voltage is greater than the magnitude of the differential reference voltage, and having a second logical sense if the magnitude of the differential input voltage is less than the magnitude of the differential reference voltage. Each comparator has an offset input voltage. The timing recovery circuitry is configured to receive the differential output voltages from each of the differential comparators and is operative to derive a clock via edge detection and generate a recovered clock signal. The signal conversion circuitry is coupled with the timing recovery circuitry and the differential comparators and is operative to convert the differential output voltages into a binary equivalent. A method is also provided.

WO 02/09281 A3

INTERNATIONAL SEARCH REPORT

International Application No

PCT/EP 01/08400

A. CLASSIFICATION OF SUBJECT MATTER

IPC 7 H04L25/49 H03M5/20 H03M1/00

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H04L H03M

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	F. MLINARSKY: "Gigabit Ethernet over Category 5" WWW.SCOPE.COM, 13 October 1997 (1997-10-13), XP002193483 page 1, line 1 -page 11, last line; figures 3,11 --- -/--	1-26

☒ Further documents are listed in the continuation of box C.

☐ Patent family members are listed in annex.

* Special categories of cited documents:

A document defining the general state of the art which is not considered to be of particular relevance

E earlier document but published on or after the international filing date

L document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

O document referring to an oral disclosure, use, exhibition or other means

P document published prior to the international filing date but later than the priority date claimed

T later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

X document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

Y document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

* & * document member of the same patent family

Date of the actual completion of the international search

19 March 2002

Date of mailing of the international search report

03/04/2002

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Van Staveren, M

INTERNATIONAL SEARCH REPORT

International Application No

PCT/EP 01/08400

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	SHIH T ET AL: "A FULLY DIFFERENTIAL COMPARATOR USING A SWITCHED-CAPACITOR DIFFERENCING CIRCUIT WITH COMMON-MODE REJECTION" IEEE JOURNAL OF SOLID-STATE CIRCUITS, IEEE INC. NEW YORK, US, vol. 32, no. 2, 1 February 1997 (1997-02-01), pages 250-253, XP000722212 ISSN: 0018-9200 page 250, column 1, line 6 -column 2, line 4 page 251, column 2, line 37 -page 252, column 2, last line; figure 2	1-26
A	M. HATAMIAN ET AL.: "Design Considerations for Gigabit Ethernet 1000Base-T Twisted Pair Transceivers" IEEE 1998 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 11 - 14 May 1998, pages 335-342, XP010293978 Santa Clara, CA, USA figures 1,9	1,12,20,23