

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
20 March 2003 (20.03.2003)

PCT

(10) International Publication Number
WO 03/023976 A1

(51) International Patent Classification⁷: H03M 13/13

(21) International Application Number: PCT/GB02/04100

(22) International Filing Date:
10 September 2002 (10.09.2002)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
0121943.5 12 September 2001 (12.09.2001) GB

(71) Applicant (for all designated States except US): **UBINET-ICS LIMITED** [GB/GB]; Cambridge Technology Centre, Melbourn, Herts SG8 6DP (GB).

(72) Inventor; and

(75) Inventor/Applicant (for US only): **LARKIN, Robert** [GB/GB]; 110 Mayflower House, Manhattan Drive, Cambridge CB4 1JT (GB).

(74) Agent: **MACKENZIE, Andrew, Bryan**; Sommerville & Rushton, 45 Grosvenor Road, St Albans AL1 3AW, Hertfordshire (GB).


(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZM, ZW.

(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:
— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: APPARATUS AND METHODS FOR BLOCK ENCODING DATA



(57) Abstract: A block encoding method in particular for encoding TFCI information in a 3G UMTS network may be simplified by providing a counter which counts through a binary sequence having a bit width of less than a total bit width of the unencoded word cycling the counter through a range of the total number of bits in the words being coded ANDing the counter values with a predetermined subset of bits of the unencoded word performing a modulo 2 operation and the results of the logical AND and storing the results of the modulo 2 operation. This technique may be used to produce a Reed-Muller encoding of considerably reduced complexity.

WO 03/023976 A1

APPARATUS AND METHODS FOR BLOCK ENCODING DATA

This invention relates to the block encoding of data and in particular, though not exclusively, to block encoding of a transport format combination indicator (TFCI) for a
5 universal mobile telecommunications system (UMTS) cellular network.

UMTS is the European proposal for third generation (3G) cellular networks. The UMTS network is inter-operable with the existing GSM network and provides the potential for high speed packet-switched data transmission. The UMTS transmission protocols are
10 defined in a series of 3GPP standards. The standards define a plurality of layers for transmissions (broadly in alignment with the ISO 7 layer definition) having a physical layer (commonly termed layer 1; L1), a data link layer (commonly termed layer 2; L2) and a network layer (layer 3; L3). At the physical layer, data is transmitted in frames of 10 millisecond duration each of which contains 15 slots. Each slot is logically assigned
15 to a channel. The details of the frame structure and channel mappings are not the subject of this invention and thus the reader is referred to the appropriate ETSI standard (TS25.211, "Physical channels and mapping of transport channels on to physical channels (FDD)") for further background information.

20 At the physical layer, many logical channels (and therefore slots in a frame) carry control information such as pilot bits and power control bits. Optionally, also, the control information may include a transport format combination indicator (TFCI) which provides the receiver with information about the combination of transport formats which are contained within the slot which carried the TFCI. If data of differing rates is carried
25 in the slots (which is permitted by UMTS) then the TFCI is used to allow the correct decoding to be applied in order to extract data from the slot and provide it to the medium access control layer (MAC) at layer 2 of the protocol. The TFCI is not transmitted in the case of blind transport format detection.

30 The TFCI is encoded before transmission using a (32,10) sub-code of a second order Reed-Muller code. If the indicator is of less than 10bits then it is padded by setting the most significant bits to 0. Following block encoding, the TFCI code word is 32bits long.

It will be appreciated that a 32,10 code requires 320bits of storage for the encoding
35 matrix (32 x 10) and as explained in more detail below, requires relatively complex

processing in order to encode the TFCI. In the context of user equipment (UE) such as a compact mobile telephone with silicon area restrictions, it will be appreciated that it is desirable to simplify the encoding of the TFCI as much as possible.

5 In accordance with a first aspect of the invention there is provide a method of block encoding an unencoded word to produce a code word comprising providing a counter operable to count through a binary sequence having a bit-width of less than the total bit width of the unencoded word, providing a buffer having a bit-width at least equal to the bit-width of the code word, operating the counter through the range of the total number
10 of bits in the code word, performing a logical AND operation between the counter value and a predetermined subset of the bits of the unencoded word for each value of the counter in the said range, performing a modulo 2 operation on the result of the logical AND operation, storing the result of the modulo 2 operation in a predetermined bit position in the buffer, the predetermined position having a predetermined relationship
15 to the value of the counter, determining that the counter has counted through a sequence having a number of values at least equal to the bit width of the code word and outputting the content of the buffer as the code word.

In a second aspect, there is provided apparatus for block encoding an unencoded word
20 to produce a code word comprising a counter, a buffer, and a logic processor operable to perform AND and modulo 2 operations, the counter being arranged to count through a binary sequence having a bit-width less than the total bit-width of the unencoded word, the logic processor being arranged to AND the counter value with a predetermined subset of bits from the unencoded word and to perform a modulo 2
25 operation on the result, the buffer being arranged to accept the result of the modulo 2 operation and to store the result in a bit position which bears a predetermined mapped relationship with the counter value, and the apparatus being arranged to provide the output code word from the buffer when the counter has counted through a sequence having a number of values at least equal to the bit width of the code word.

30 Embodiments of the invention will now be described by way of example with reference to the drawings in which:-

Figure 1 is a block diagram of a possible hardware implementation of the invention;
35 and

Figure 2 is a flow diagram showing the steps to be carried out when operating the method of the present invention.

- 5 As described above, the TFCI is typically encoded using a (32,10) second order Reed-Muller code. . The techniques described above may also be applied to the other Reed-Muller scenarios and also to other block encoding schemes.

10 It will also be appreciated that although the encoding is generally carried out at a transmitter prior to transmitting a slot to a receiver, it is possible that a decoder will use the same technique in a receiver in order to provide a reference against which the receiver decoding algorithms operate.

15 The code words of the (32,10) sub-code of the second order Reed-Muller code which are used for the TFCI encoding are a linear combination of 10 basis sequences. The basis sequences are shown in Table 1 below.

i	M(i,0)	M(i,1)	M(i,2)	M(i,3)	M(i,4)	M(i,5)	M(i,6)	M(i,7)	M(i,8)	M(i,9)
0	1	0	0	0	0	1	0	0	0	0
1	0	1	0	0	0	1	1	0	0	0
2	1	1	0	0	0	1	0	0	0	1
3	0	0	1	0	0	1	1	0	1	1
4	1	0	1	0	0	1	0	0	0	1
5	0	1	1	0	0	1	0	0	1	0
6	1	1	1	0	0	1	0	1	0	0
7	0	0	0	1	0	1	0	1	1	0
8	1	0	0	1	0	1	1	1	1	0
9	0	1	0	1	0	1	1	0	1	1
10	1	1	0	1	0	1	0	0	1	1
11	0	0	1	1	0	1	0	1	1	0
12	1	0	1	1	0	1	0	1	0	1
13	0	1	1	1	0	1	1	0	0	1
14	1	1	1	1	0	1	1	1	1	1
15	1	0	0	0	1	1	1	1	0	0
16	0	1	0	0	1	1	1	1	0	1
17	1	1	0	0	1	1	1	0	1	0
18	0	0	1	0	1	1	0	1	1	1
19	1	0	1	0	1	1	0	1	0	1
20	0	1	1	0	1	1	0	0	1	1
21	1	1	1	0	1	1	0	1	1	1
22	0	0	0	1	1	1	0	1	0	0
23	1	0	0	1	1	1	1	1	0	1
24	0	1	0	1	1	1	1	0	1	0
25	1	1	0	1	1	1	1	0	0	1

26	0	0	1	1	1	1	0	0	1	0
27	1	0	1	1	1	1	1	1	0	0
28	0	1	1	1	1	1	1	1	1	0
29	1	1	1	1	1	1	1	1	1	1
30	0	0	0	0	0	1	0	0	0	0
31	0	0	0	0	1	1	1	0	0	0

The TFCI information bits, $a_0, a_1 \dots a_9$ (which form an unsigned TFC index and are able to indicate any one of 1024 possible transport format combinations) is processed according to the following equation

$$b(i) = \sum_{n=0}^9 a(n) \cdot M(i, n) \% 2$$

where $x \% 2$ is the value of x counting modulo-2.

to arrive at a 32 bit TFCI having bits $b_k, k = 0, 1, 2, \dots, 31$.

10 In hardware terms, the 10bit TFC index is ANDed with each of the 32 rows of the table, the result of each AND operation is reduced to a 1bit value by applying a modulo 2 operation (typically by XORing the 10bits together) and each of the modulo 2 bits then represents a single bit of the 32bit block encoded TFCI.

15 Thus to encode the TFC index, it is necessary to store a 320 bit table and to perform 32 10bit AND and XOR operations.

The technique described below may be used to considerably simplify this processing for any indicator limited to the input range $\{0, \dots, 63\}$.

20

For certain applications of the above encoding (with the above range restrictions) the four MSBs of the TFC index (bits 6-9) will always be 0. Thus the right-most four columns of the coefficient table given above have no impact on the final codeword. Therefore in the present invention, the rightmost four columns of the table are ignored.

25 Furthermore, it will be noted that the Reed-Muller coding scheme has bit 5 (in the column $M(1,5)$) always set to 1. Thus it is not necessary to store the value of this bit.

Thus within the above restrictions, it is only necessary to deal with the four leftmost columns in the table. This realisation alone assists in reducing the complexity of the

encoding process. However, as explained below, the process may further be simplified.

With reference to Figure 1 and for the reasons explained above, the topmost 4 bits of the TFC index (bits 6-9) may be discarded. The least significant five bits (0-4) may then be fed to the input of an AND logic circuit 2. A 5bit counter 4 may then be provided which in the example given below is arranged simply to count sequentially from 0 to 31. From the description below it will be appreciated that alternatively, the counter may count in a different sequence (which may, for example, be implemented using a state machine) in which case the address interleaving described below need not be applied.

It will be noted that one of the characteristics of the Reed-Muller basis sequences shown in the table is that each combination of bits in columns 0, 1, 2, 3 and 4 of the table is unique. Thus in decimal, each of the values 0-31 is uniquely represented by a separate row in the table. This means that if the counter 4 counts from 0-31 then each of the bit combinations represented in the rows of column 0-4 of the table will be produced.

However, from inspection of the table it will be noted that the values in the table do not count sequentially from 0-31. Instead, the correspondence is as shown in Table 2 below.

Row in Table 1 (bit No. of TFCI)	Decimal value of corresponding bits in base sequences 0-4
0	1
1	2
2	3
3	4
4	5
5	6
6	7
7	8
8	9
9	10

10	11
11	12
12	13
13	14
14	15
15	17
16	18
17	19
18	20
19	21
20	22
21	23
22	24
23	25
24	26
25	27
26	28
27	29
28	30
29	31
30	0
31	16

Thus if the output of the AND circuit 2 is modulo 2 processed (for example, by XORing all the bits together using an XOR process 6) then the output of the XOR gate will represent one of the 32bits of the encoded TFCI. It will be noted that bit 5 of the TFC index is fed directly into the XOR process 6. This is because as noted above, bit 5 of the code table is always set and therefore bit 5 of the TFC index will always pass through the AND circuit 2 unchanged.

Referring to Table 2 above, if the counter 4 counts in the sequence 0-31 in order then the right hand number in the column provides the bit number into which the output bit from the XOR gate for that particular count must be put. Advantageously, a 32bit buffer 8 may be provided and the addressing of the buffer (in order to choose which bit position the output of the XOR gate 6 is placed) may be "interleaved" so that the

mapping shown in Table 2 is applied between the output of the counter 4 and the bit position in the buffer 8 into which the output of the XOR gate is stored.

Alternatively, and as briefly mentioned above, if the counter counts in the sequence
5 shown in the right hand column of Table 2 (for example, using a custom state machine) then the output of the XOR gate may simply be placed sequentially into successive bit positions in the 32 bit buffer.

Whichever of the two implementations described above is taken, it will be noted that
10 the stored encoding matrix shown in Table 1 of the prior art, is replaced with a counter and demultiplexing combination which considerably simplifies the encoding process.

A VHSIC hardware description language (VHDL) definition of Figure 1 is provided
below

```
15
    -- Description: Example of reduced TFCI encoder
    -- Copyright (c) - Ubinetics 2001

    library IEEE;
    use IEEE.std_logic_1164.all;
    use IEEE.std_logic_signed.all;

    entity tfci_encoder is
25
        port (TFC           :in  std_logic_vector(5 downto 0);
              TFCI         :out  std_logic_vector(31 downto 0);
              END_FLAG     :out  std_logic;
              CLK          :in   std_logic;
              RST_H        :in   std_logic;
30
              EN_H         :in   std_logic);

    end tfci_encoder;

35
    architecture RTL of fir_tdl_std is

        signal res: std_logic_vector(31 downto 0);
        signal sum: std_logic;
        signal count: integer range 31 downto 0;
40
    begin

        -- Increment count on clock edge.
        -- Write output at end of cycle.
45
        inc_count: process(CLK, RST_H) begin

            if (CLK'event and CLK = '1') then
                if (RST_H = '1') then
                    count <= (others => '0');
50
                elsif count = 31 then
                    TFCI <= res;
                    END_FLAG <= '1';
```

```

        -- end of encoding!
    else
        count <= count + 1;
        END_FLAG <= '0';
5      end if;
    end if;

end process;

10  -- encode logic for TFCI encoder
    encode_logic: process(tfc, count) begin

        sum <= ( TFC(1) and count(1) )
              xor ( TFC(2) and count(2) )
15      xor ( TFC(3) and count(3) )
              xor ( TFC(4) and count(4) )
              xor ( TFC(5) and count(5) )
              xor TFC(6);

20  end process;

    -- Use a line decoder to write enable the correct bit
    -- in the "res" register according to the interleaving pattern
    store_res: process(CLK, RST_H) begin
25
        if (CLK'event and CLK = '1') then
            if (RST_H = '1') then
                res <= (others => '0');
            else
30          case count is
                when 1 => res(0) <= sum;
                when 2 => res(1) <= sum;
                when 3 => res(2) <= sum;
                when 4 => res(3) <= sum;
35          when 5 => res(4) <= sum;
                when 6 => res(5) <= sum;
                when 7 => res(6) <= sum;
                when 8 => res(7) <= sum;
                when 9 => res(8) <= sum;
40          when 10 => res(9) <= sum;
                when 11 => res(10) <= sum;
                when 12 => res(11) <= sum;
                when 13 => res(12) <= sum;
                when 14 => res(13) <= sum;
45          when 15 => res(14) <= sum;
                when 17 => res(15) <= sum;
                when 18 => res(16) <= sum;
                when 19 => res(17) <= sum;
                when 20 => res(18) <= sum;
50          when 21 => res(19) <= sum;
                when 22 => res(20) <= sum;
                when 23 => res(21) <= sum;
                when 24 => res(22) <= sum;
                when 25 => res(23) <= sum;
55          when 26 => res(24) <= sum;
                when 27 => res(25) <= sum;
                when 28 => res(26) <= sum;
                when 29 => res(27) <= sum;
                when 30 => res(28) <= sum;
60          when 31 => res(29) <= sum;
                when 0 => res(30) <= sum;
                when 16 => res(31) <= sum;
            end case;
        end if;
65  end if;

```

```
end process;
```

```
end RTL;
```

5

With reference to Figure 2, the processes involved are as follows. In step 20, the counter 2 is incremented. In step 22, the counter is checked to whether the encoding process has finished because the counter has counted through all possible combinations of the Reed-Muller codes (32 in the example given above).

10

The counter value is then ANDed with the least significant 5bits of the TFC index in step 24. In step 26, the result of the AND operation is XORed to produce a single bit value. The result of the XOR operation is then stored in the appropriate position in the 32bit buffer (step 28) and the operation repeated. When the process is complete, the

15

TFCI is output from the buffer (step 30).

Claims

1. A method of block encoding an unencoded word to produce a code word comprising:-
 - 5 (a) providing a counter operable to count through a binary sequence having a bit-width of less than the total bit width of the unencoded word,
 - (b) providing a buffer having a bit-width at least equal to the bit-width of the code word,
 - 10 (c) operating the counter through the range of the total number of bits in the code word,
 - (d) performing a logical AND operation between the counter value and a predetermined subset of the bits of the unencoded word for each value of the counter in the said range,
 - (e) performing a modulo 2 operation on the result of the logical AND
15 operation,
 - (f) storing the result of the modulo 2 operation in a predetermined bit position in the buffer, the predetermined position having a predetermined relationship to the value of the counter,
 - (g) determining that the counter has counted through a sequence having a
20 number of values at least equal to the bit width of the code word and outputting the content of the buffer as the code word.
2. A method according to claim 1, wherein the first word is a Transport Format
25 Combination Indicator (TFCI), the block encoding implements a Reed-Muller code and the code word is a TFCI code word for use in a UMTS frame.
3. A method according to claim 1 or claim 2, wherein the modulo 2 operation is
30 carried out on a combination of the result of the logical AND operation and bits from the unencoded word which are not in the said subset of bits.
4. A method according to any preceding claim, wherein the bit-width of the unencoded word is 10 and wherein the bit-width of the code word is 32.

5. A method according to claim 4, wherein the code word is a TFCI code word for use with a 384kbps capability class UMTS transmission, and wherein the counter is operable to count through a predetermined 5bit binary sequence.
- 5 6. Apparatus for block encoding an unencoded word to produce a code word comprising:-
- (a) a counter,
 - (b) a buffer, and
 - (c) a logic processor operable to perform AND and modulo 2 operations,
- 10 the counter being arranged to count through a binary sequence having a bit-width less than the total bit-width of the unencoded word, the logic processor being arranged to AND the counter value with a predetermined subset of bits from the unencoded word and to perform a modulo 2 operation on the result, the buffer being arranged to accept the result of the modulo 2 operation and to
- 15 store the result in a bit position which bears a predetermined mapped relationship with the counter value, and the apparatus being arranged to provide the output code word from the buffer when the counter has counted through a sequence having a number of values at least equal to the bit width of the code word.
- 20
7. Apparatus according to claim 6, wherein the counter is a 5 bit counter and the buffer is a 32 bit buffer, the predetermined mapping between the bit positions in the buffer and the counter value being arranged to provide a Reed-Muller encoding for a TFCI for use in a UMTS network.
- 25
8. Apparatus according to claim 7, wherein the TFCI is for use in 384kbps capability class transmissions.
- 30




Figure 1

10bit TFCI (bits 6-9 discarded)

bits 0-4 of TFCI

bit 5 of TFCI

2/2




Figure 2

INTERNATIONAL SEARCH REPORT

International Application No
PCT/GB 02/04100

A. CLASSIFICATION OF SUBJECT MATTER IPC 7 H03M13/13		
According to International Patent Classification (IPC) or to both national classification and IPC		
B. FIELDS SEARCHED Minimum documentation searched (classification system followed by classification symbols) IPC 7 H03M		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched		
Electronic data base consulted during the international search (name of data base and, where practical, search terms used)		
C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	WO 01 03366 A (SAMSUNG ELECTRONICS CO LTD) 11 January 2001 (2001-01-11) abstract; figure 8 page 3, line 30 -page 4, line 35	1-8
A	"Universal Mobile Telecommunications System (UMTS); Physical channels and mapping of transport channels onto physical channels (FDD) (3GPP TS 25.211 version 3.4.0 Release 1999)" ETSI TS 125 211 V3.4.0, XX, XX, September 2000 (2000-09), page COMPLETE44 XP002185178 the whole document	1-8
<input type="checkbox"/> Further documents are listed in the continuation of box C. <input checked="" type="checkbox"/> Patent family members are listed in annex.		
° Special categories of cited documents :		
A document defining the general state of the art which is not considered to be of particular relevance *E* earlier document but published on or after the international filing date *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) *O* document referring to an oral disclosure, use, exhibition or other means *P* document published prior to the international filing date but later than the priority date claimed *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. *&* document member of the same patent family		
Date of the actual completion of the international search 3 December 2002		Date of mailing of the international search report 17/12/2002
Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016		Authorized officer Farman, T

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/GB 02/04100

Patent document cited in search report	A	Publication date	Patent family member(s)	Publication date
WO 0103366	A	11-01-2001	AU 5854300 A	22-01-2001
			BR 0012179 A	16-07-2002
			CN 1367967 T	04-09-2002
			EP 1188269 A1	20-03-2002
			WO 0103366 A1	11-01-2001
