




(86) Date de dépôt PCT/PCT Filing Date: 1990/07/30
(87) Date publication PCT/PCT Publication Date: 1991/03/21
(45) Date de délivrance/Issue Date: 2001/07/10
(85) Entrée phase nationale/National Entry: 1992/02/28
(86) N° demande PCT/PCT Application No.: US 90/04262
(87) N° publication PCT/PCT Publication No.: WO 91/03882
(30) Priorité/Priority: 1989/08/30 (400,186) US

(51) Cl.Int.⁵/Int.Cl.⁵ H04B 1/16
(72) Inventeurs/Inventors:
Battjes, Carl R., US;
Atherly, Don H., US
(73) Propriétaires/Owners:
SEIKO CORPORATION, JP;
SEIKO EPSON CORPORATION, JP
(74) Agent: SMART & BIGGAR

(54) Titre : CIRCUIT MELANGEUR A SUPPRESSION DES SIGNAUX A FREQUENCE IMAGE MONTE SUR UNE PUCE
(54) Title: IMAGE CANCELLING MIXER CIRCUIT ON AN INTEGRATED CIRCUIT CHIP




(57) **Abrégé/Abstract:**

An IF mixer circuit (10) in a receiver implemented in integrated circuits employs a pair of doubly balance mixers (22, 46), one injected with a local oscillator reference signal in phase while the quadrature phase of the reference signal is injected into the second mixer. A phase shift circuit (42) adds another 90° phase shift to the output of the second mixer (46), and the in-phase and out-of-phase signals are applied to a summing circuit (40) to attenuate unwanted mixer products and reinforce the desired IF signal. The balanced elements of the 90° phase shift circuit (42) employ a transistor (61) with equal emitter and collector resistances, a diode-connected transistor (63) in series with the collector load resistance (65), and a collector-to-base capacitor (67), which provide a constant-amplitude phase shift in a unity gain structure independent of current, to produce a precise 90° phase shift. Emitter current is adjustable to compensate for production variation in the absolute value of the fixed resistance, i.e., by varying the current in the transistor and diode, the dynamic resistance offsets the fixed resistance variation.

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁵ : H04B 1/10, H03D 1/00	A1	(11) International Publication Number: WO 91/03882 (43) International Publication Date: 21 March 1991 (21.03.91)
(21) International Application Number: PCT/US90/04262 (22) International Filing Date: 30 July 1990 (30.07.90) (30) Priority data: 400,186 30 August 1989 (30.08.89) US (71) Applicant: AT&E CORPORATION [US/US]; One Maritime Plaza, Suite 500, San Francisco, CA 94111 (US). (72) Inventors: ATHERLY, Don, H. ; 1511 S.W. Park Avenue, #1103, Portland, OR 97201 (US). BATTJES, Carl, R. ; 8318 S.W. 41st Avenue, Portland, OR 97219 (US). (74) Agent: CUSHING, Keith, A.; AT&E Corporation, 10450 S.W. Nimbus Avenue, Portland, OR 97223 (US).		(81) Designated States: AT (European patent), AU, BE (European patent), CA, CH (European patent), DE (European patent)*, DK (European patent), ES (European patent), FR (European patent), GB (European patent), IT (European patent), JP, KR, LU (European patent), NL (European patent), SE (European patent). Published <i>With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</i>

(54) Title: IMAGE CANCELING MIXER CIRCUIT ON AN INTEGRATED CIRCUIT CHIP



(57) Abstract

An IF mixer circuit (10) in a receiver implemented in integrated circuits employs a pair of doubly balance mixers (22, 46), one injected with a local oscillator reference signal in phase while the quadrature phase of the reference signal is injected into the second mixer. A phase shift circuit (42) adds another 90° phase shift to the output of the second mixer (46), and the in-phase and out-of-phase signals are applied to a summing circuit (40) to attenuate unwanted mixer products and reinforce the desired IF signal. The balanced elements of the 90° phase shift circuit (42) employ a transistor (61) with equal emitter and collector resistances, a diode-connected transistor (63) in series with the collector load resistance (65), and a collector-to-base capacitor (67), which provide a constant-amplitude phase shift in a unity gain structure independent of current, to produce a precise 90° phase shift. Emitter current is adjustable to compensate for production variation in the absolute value of the fixed resistance, i.e., by varying the current in the transistor and diode, the dynamic resistance offsets the fixed resistance variation.

74932-10

1

IMAGE CANCELLING MIXER CIRCUIT ON AN INTEGRATED CIRCUIT CHIP

Field of the Invention

This invention relates generally to telecommunications and particularly to an integrated circuit
5 frequency conversion circuit.

Background of the Invention

Canadian Patent 1,305,526 by Lawrence H. Ragan and
entitled Wristwatch Receiver Architecture describes an FM radio
receiver suitable for paging applications, and constructed on a
10 single integrated circuit chip having only a small number of
off-chip components. It is desirable to minimize the number of
discrete, off-chip components because it reduces the cost of
the unit, provides additional space in the package formerly
occupied by the discrete components, and makes the device less
15 labour-intensive to assemble.

A mixer circuit in a receiver translates a signal
received at one frequency to another frequency, termed an
intermediate frequency (IF), at which the signal can be
processed more conveniently and effectively. The intermediate
20 frequency facilitates processing, filtering and detecting a
signal with greater ease and efficiency than would be possible
were the signal kept at the radio

2065283

2

1 frequency at which it was transmitted and propagated. A
2 problem inherent in all mixer circuits is generation of
3 image frequency signals. When two signals are mixed,
4 signal components are produced at the sum and difference
5 of the two signal frequencies and at the harmonics of the
6 frequencies. It is desirable to reduce or eliminate the
7 image-frequency response of the mixer circuit, however it
8 is often impractical to filter out the image frequency.
9 Post-mixer filtering has been found to be inadequate
10 because input signal images can be mixed to the same
11 intermediate frequency as the desired signal. Image-
12 rejection mixer circuits utilizing phase-shifting
13 techniques are known, however such circuits have
14 heretofore used transmission lines, operational
15 amplifiers or L-C networks, none of which are conducive
16 to implementation in a single-chip integrated circuit
17 receiver.

18 Summary of the Invention

19 According to the present invention, a single-chip
20 integrated circuit radio receiver, which is designed for
21 use in a radio paging system, includes an improved on-
22 chip image-rejection mixer circuit. An amplified, wide-
23 band RF input signal is split and applied to inputs of
24 first and second doubly balanced mixers, while a local
25 oscillator signal is injected into the first mixer in
26 phase, and shifted in phase by 90° into the second mixer.
27 The quadrature outputs of the second mixer are applied to

74932-10

3

a balanced phase shift element where the signals are shifted an additional 90° , and then combined with the outputs of the in-phase mixer, the summation of these signals cancelling the image frequency while reinforcing the desired signal.

5 The balanced 90° phase shift element employs transistors each having a diode-connected transistor in series with the collector load resistor, and a collector-to-base capacitor, which provide a constant-amplitude phase shift in a unity gain structure independent of current, with equal emitter
10 and collector resistances. Emitter current is adjustable to produce a precise 90° phase shift. The adjustment compensates for production variation in the absolute value of the fixed resistance by varying the current in the transistor and diode, whereby the dynamic resistance offsets the fixed resistance
15 variation. The improved mixer circuit has a conversion gain at the desired signal frequency of approximately 7 dB.

 In one aspect the invention provides an image-rejecting mixer circuit on an integrated circuit chip, comprising: first and second mixers each receiving a radio
20 frequency signal, the first mixer receiving a local-oscillator reference signal, the second mixer receiving the local-oscillator reference signal shifted in phase by 90° , said first mixer producing a first mixed output and said second mixer producing a second mixed output; a phase-shift circuit coupled
25 to the second mixer and receiving said second mixed output therefrom, said phase-shift circuit delaying the second mixed output signals an additional 90° and including means for adjusting the phase angle of the signal output therefrom; and a summing circuit coupled to the first mixer and the 90° phase-
30 shift circuit, the summing circuit combining in-phase

74932-10

3a

components of said first mixed output from the first mixer with said second mixed output signals of the second mixer delayed by 180°, to produce a combined signal which has image frequency components, said phase-shaft circuit comprising a unity gain
5 transistor amplifier having a transistor with a base, a collector, and an emitter, a base circuit receiving the converted product signals from said second mixer, a collector to base capacitor, an emitter load including a fixed resistor, and a collector load including a fixed resistor in series with
10 a diode-connected transistor, the adjusting means including an adjustable emitter load resistor, whereby a variation in emitter load current introduced by the adjustable resistor varies dynamic emitter resistance to compensate for production variations of the fixed resistors and produces an RC time
15 constant which results in a 90° phase shift of the output signal, and whereby the image frequency components of the combined signals are substantially attenuated.

According to another aspect the invention provides an integrated-circuit phase shift element comprising: a unity gain
20 amplifier circuit having a transistor with a base receiving an input signal, a collector to base capacitor, an emitter load including a fixed resistor, and a collector load including a fixed resistor in series with a diode-connected transistor, the amplifier circuit having means for adjusting the phase angle of
25 an output signal with respect to the input signal, the phase shift adjusting means including an adjustable emitter load resistor, whereby a variation in emitter load current introduced by the adjustable resistor varies dynamic emitter resistance to compensate for production variations of the fixed
30 resistors and produces an RC time constant which results in a desired phase shift of the output signal with respect to the input signal, wherein collector load current tracks the varying

74932-10

3b

emitter load current to preserve the unity gain of the amplifier circuit as the phase is varied.

According to yet another aspect the invention provides an image cancelling mixer circuit including means for
5 generating a first in-phase reference frequency signal; means for generating a second reference frequency signal shifted in phase by 90° with respect to the first reference frequency signal; first means receiving a radio frequency input signal for mixing the input signal with the first reference frequency
10 signal to generate an in-phase composite signal; second means receiving the radio frequency input signal for mixing the input signal with the second reference frequency signal to generate a quadrature composite signal; means coupled to the second mixing means for shifting the phase of the quadrature composite signal
15 an additional 90° to generate a composite signal shifted in phase by 180° with respect to the in-phase composite signal; means for summing the in-phase composite signal and the 180° composite signal to generate an intermediate frequency signal output having attenuated image-frequency components, the
20 improvement comprising: the phase shifting means including a unity gain amplifier circuit having an NPN transistor with a base receiving the quadrature composite signal, a collector to base capacitor, an emitter load including a fixed resistor, and a collector load including a fixed resistor in series with a
25 diode-connected transistor, the amplifier circuit having means for adjusting the phase angle of the phase shift adjusting means and including an adjustable emitter load resistor, whereby a variation in the emitter load current introduced by the adjustable resistor varies dynamic emitter resistance to
30 compensate for production variations of the fixed resistors and produces an RC time constant which results in a 90° phase shift of the output signal with respect to the input quadrature

74932-10

3c

composite signal, the collector load current tracking the varying emitter load current to preserve the unity gain of the amplifier circuit as the phase is varied.

Brief Description of the Drawing

5 While the invention is set forth with particularity
in the appended claims, other objects, features, the
organization and method of operation of the invention will
become more apparent, and the invention will best be understood
by referring to the following detailed description in
10 conjunction with the accompanying drawing in which:

1 FIG. 1 is a block diagram of an improved image-
2 rejecting mixer circuit in accordance with the
3 instant invention;

4 FIGS. 2 and 3, taken together, are a schematic
5 diagram of the circuit of FIG. 1; and

6 FIG. 4 is an idealized representation of the 90°
7 phase shift circuit of FIG. 2.

8 Description of the Preferred Embodiment

9 Referring now to the various views of the drawing for a
10 more detailed description of the components, materials,
11 construction, function, operation and other features of
12 the instant invention by characters of reference, FIG. 1
13 shows an image-rejecting mixer circuit 10 having an input
14 buffer 12 receiving an amplified, broad-band radio
15 frequency (RF) signal, suitably in the FM broadcast band,
16 88-108 megahertz, on an input node 14 from a receiver RF
17 stage (not shown). The buffered RF signal, split in a
18 conventional manner, is applied respectively by way of
19 buses 16, 18 to the low-level signal inputs of doubly-
20 balanced mixers 22, 24. A frequency synthesizer 26,
21 assuming high-side injection, tunes the 98.7 to 118.7
22 megahertz range in response to frequency control signal
23 28 to yield an IF of 10.7 megahertz. A local-oscillator
24 (LO) 29 operating in the 240 megahertz range generates an
25 in-phase signal from a conventional divide-by-two
26 frequency divider circuit (not shown), which is applied
27 via bus 30 to the high-level signal input of the mixer

2065283

5

1 22. The phase of the LO signal is shifted 90° in phase-
2 shift circuit 32 and applied by way of bus 34 to the
3 high-level input of the mixer 24. A precise 90° phase
4 shift is obtained by utilizing the quadrature output
5 logically derived from an exclusive OR of the fundamental
6 output of the local oscillator 29 and the divide-by-two
7 frequency divider circuit. The output signals of the in-
8 phase mixer 22 are applied through a level shift and
9 inverter circuit 36 to a summing circuit 40, while the
10 output signals of the 90° mixer 24 are applied to a phase
11 shift circuit 42, where they are inverted and shifted in
12 phase an additional 90° , then applied to the summing
13 circuit 40. Phase difference of the signals is preserved
14 in the frequency transformation of the mixers 22, 24, so
15 that the IF components output have the same phase
16 relationships as the original LO input terms, i.e., the
17 signals output from the in-phase mixer 22 at node 44
18 undergo no phase shift and are downconverted in the
19 conventional manner, while the signals output from the 90°
20 mixer 24 at node 46 undergo a 90° delay relative to those
21 at the node 44.

22 Referring to FIGS. 2 and 3, the circuit of FIG. 1 is
23 shown in greater detail. The input buffer 12 and the in-
24 phase mixer 22, which is a conventional integrated
25 circuit doubly balanced mixer, receives the low-level RF
26 signals from the input buffers 12 into the bases of
27 transistors 50, 51, the high-level, in-phase LO signals

2065283

6

1 being injected into the bases of transistors 52-55.

2 Mixer 22 output signals I_1 , I_2 and mixer 24 output signals

3 D_1 , D_2 are applied to level shifting circuits 58, which

4 are emitter-follower transistors. Current regulating

5 transistors 60 provide impedance matching between the

6 mixers 22, 24, and the respective circuits 36, 42.

7 Phase shifter circuit 42 comprises two balanced circuits

8 receiving the balanced output signals D_1 , D_2 from the

9 mixer 24 and input respectively to the bases of

10 transistors 61, 62. The collectors of transistors 61, 62

11 are connected through respective diode-connected

12 transistors 63, 64 and 500 ohm emitter resistors 65, 66

13 to voltage supply V_{cc} . Balanced MOS capacitors 67, 68 are

14 connected respectively between the emitter and base of

15 transistors 61, 62, and 500 ohm resistors 69, 70 are

16 connected respectively between the emitters of

17 transistors 61, 62 and the collector of a current-source

18 transistor 71. The circuit 42 provides an all-pass

19 filter transfer function for the differential voltage

20 between base nodes 72, 73 to the output differential

21 voltage at output nodes 74, 75. The circuit 42 has a

22 nominal unity gain transfer function with a phase shift

23 equal to $-2 \arctan (R'C)$, where R' is $R + (KT/I_c q)$, and I_c

24 is quiescent collector current. The derivation is as

25 follows: Referring to FIG. 4, an idealized representation

26 of the 90° phase shift circuit 42 is shown, wherein beta ■

2065283

7

1 and transconductance g_m are assumed to be infinity ∞ . It
 2 is seen that for AC quantities:

$$3 \quad I_R := V_E / R$$

4 and

$$5 \quad V_o := (I_{cap} - I_R) \cdot R$$

6 Substituting

$$7 \quad V_o := (I_{cap} - V_E / R) \cdot R$$

$$8 \quad V_{in} := V_E$$

$$9 \quad V_o := I_{cap} \cdot R - V_{in}$$

$$10 \quad V_o := (V_{in} - V_o) \cdot C \cdot S \cdot R - V_{in}, \text{ where } C \cdot S \text{ is}$$

11 admittance;

$$12 \quad V_o := V_{in} \cdot [(-1 + R \cdot C \cdot S) / (1 + R \cdot C \cdot S)]$$

$$13 \quad V_o := -[(1 - R \cdot C \cdot S) / (1 + R \cdot C \cdot S)] \cdot V_{in}$$

14 The above is a one-pole, all pass filter function.

15 The function of diode-connected transistors 63, 64 is to
 16 achieve a collector load resistance equal to the emitter
 17 resistance plus dynamic emitter resistance, thereby
 18 obtaining a unity gain characteristic. The dynamic
 19 resistance term $KT/I_c q$ facilitates adjustment of the total
 20 resistance and the R'C time constant to a value which
 21 will produce a 90° phase shift at a frequency $f = 1/(R'C)$.
 22 The emitter current is variable by way of an external
 23 resistor 76 connected to a bonding pad 77 of the
 24 integrated circuit chip. The emitter current source
 25 transistor 71 mirrors a circuit 78 which is a
 26 proportional-to-absolute-temperature (PTAT) bias current
 27 source; therefore, the incremental resistance of the

2065283

8

1 diodes 63, 64 is maintained over a temperature range,
2 providing a stable resistance and time constant as a
3 function of temperature. Since the collector load tracks
4 the emitter load as current is varied, unity gain is
5 preserved and only the phase is varied.

6 The level shift and inverter circuit 36 provides a gain
7 block for the in-phase signals I_1 , I_2 of mixer 22 input
8 respectively by way of output nodes 79, 80 of the level
9 shifting circuit 58. The circuit 36 adjusts for losses
10 in the signal path. The summing circuit 40 sums the in-
11 phase signals from nodes 81, 82 and the out-of-phase
12 signals from nodes 74, 75, injected, respectively, into
13 the bases of transistors 84-87, the summation occurring
14 at nodes 90, 92 where the collector currents,
15 respectively, of transistors 84, 86 and 85, 87 are added
16 together. Output signals at the nodes 90, 92 are driven
17 into the bases, respectively, of balancing transistor 94
18 and output transistor 95 of output circuit 96, which
19 provides an output signal at a node 98 to a single ended
20 filter stage (not shown).

21 The delay of the D_2 signal output from node 99 of the
22 mixer 24 is manifest by a negative 90° phase shift in the
23 positive frequency components and a positive 90° phase
24 shift in the negative frequency components. When the D_2
25 signal is then subjected to the additional 90° delay of
26 the circuit 42 at node 69, the IF components from the

2065283

9

1 upper sideband terms have been shifted 180° and the lower
2 sideband terms again remain unchanged. When the D_2 and I_2
3 signals are summed at node 92 in the summing circuit 40,
4 the upper sideband components cancel and the unshifted
5 lower sideband terms remain. By the same rationale, the
6 other output at the node 90 contains the desired upper
7 sideband terms of the IF signal.

8 The mixer circuit thus, by virtue of its symmetry and
9 internal balance, reinforces the desired signal and
10 suppresses and substantially attenuates harmonic and
11 image frequency products. Efficient phase cancellation
12 is achieved through the ability to maintain extremely
13 accurate phase angles. The initial 90° phase shift is
14 derived digitally in a frequency synthesizer circuit,
15 while the phase shift circuit 42 provides a constant-
16 amplitude phase shift in a unity gain structure
17 independent of current, with equal emitter and collector
18 resistances, the emitter current being adjustable to
19 produce the second, precise 90° phase shift. The
20 adjustment compensates for production variation in the
21 absolute value of the fixed resistance by varying the
22 current in the transistors 61, 62 and diodes 63, 64,
23 whereby the dynamic resistance offsets production
24 variation of the fixed resistance.

2065283

10

1 While the principles of the invention have now been made
2 clear in the foregoing illustrative embodiment, there
3 will be immediately obvious to those skilled in the art
4 many modifications of structure, arrangement,
5 proportions, the elements, material and components used
6 in the practice of the invention, and otherwise, which
7 are particularly adapted for specific environments and
8 operating requirements without departing from those
9 principles. The appended claims are, therefore, intended
10 to cover and embrace any such modifications, within the
11 limits only of the true spirit and scope of the
12 invention.

74932-10

11

CLAIMS:

1. An image-rejecting mixer circuit on an integrated circuit chip, comprising:

first and second mixers each receiving a radio
5 frequency signal, the first mixer receiving a local-oscillator reference signal, the second mixer receiving the local-oscillator reference signal shifted in phase by 90° , said first mixer producing a first mixed output and said second mixer producing a second mixed output;

10 a phase-shift circuit coupled to the second mixer and receiving said second mixed output therefrom, said phase-shift circuit delaying the second mixed output signals an additional 90° and including means for adjusting the phase angle of the signal output therefrom; and

15 a summing circuit coupled to the first mixer and the 90° phase-shift circuit, the summing circuit combining in-phase components of said first mixed output from the first mixer with said second mixed output signals of the second mixer delayed by 180° , to produce a combined signal which has image frequency
20 components,

said phase-shaft circuit comprising a unity gain transistor amplifier having a transistor with a base, a collector, and an emitter, a base circuit receiving the converted product signals from said second mixer, a collector
25 to base capacitor, an emitter load including a fixed resistor, and a collector load including a fixed resistor in series with a diode-connected transistor, the adjusting means including an adjustable emitter load resistor, whereby a variation in emitter load current introduced by the adjustable resistor
30 varies dynamic emitter resistance to compensate for production

74932-10

12

variations of the fixed resistors and produces an RC time constant which results in a 90° phase shift of the output signal, and

whereby the image frequency components of the
5 combined signals are substantially attenuated.

2. The mixer circuit of claim 1 further comprising a temperature compensating current source in the adjustable emitter load of the phase-shift circuit.

3. An integrated-circuit phase shift element comprising:
10 a unity gain amplifier circuit having a transistor with a base receiving an input signal, a collector to base capacitor, an emitter load including a fixed resistor, and a collector load including a fixed resistor in series with a diode-connected transistor, the amplifier circuit having means
15 for adjusting the phase angle of an output signal with respect to the input signal, the phase shift adjusting means including an adjustable emitter load resistor, whereby a variation in emitter load current introduced by the adjustable resistor varies dynamic emitter resistance to compensate for production
20 variations of the fixed resistors and produces an RC time constant which results in a desired phase shift of the output signal with respect to the input signal, wherein collector load current tracks the varying emitter load current to preserve the unity gain of the amplifier circuit as the phase is varied.

25 4. The integrated-circuit phase shift element of claim 3 further comprising a temperature compensating current source in the emitter load of the unity gain amplifier circuit.

5. An image cancelling mixer circuit including means for generating a first in-phase reference frequency signal; means
30 for generating a second reference frequency signal shifted in

74932-10

13

phase by 90° with respect to the first reference frequency signal; first means receiving a radio frequency input signal for mixing the input signal with the first reference frequency signal to generate an in-phase composite signal; second means
5 receiving the radio frequency input signal for mixing the input signal with the second reference frequency signal to generate a quadrature composite signal; means coupled to the second mixing means for shifting the phase of the quadrature composite signal an additional 90° to generate a composite signal shifted in
10 phase by 180° with respect to the in-phase composite signal; means for summing the in-phase composite signal and the 180° composite signal to generate an intermediate frequency signal output having attenuated image-frequency components, the improvement comprising:

15 the phase shifting means including a unity gain amplifier circuit having an NPN transistor with a base receiving the quadrature composite signal, a collector to base capacitor, an emitter load including a fixed resistor, and a collector load including a fixed resistor in series with a
20 diode-connected transistor, the amplifier circuit having means for adjusting the phase angle of the phase shift adjusting means and including an adjustable emitter load resistor, whereby a variation in the emitter load current introduced by the adjustable resistor varies dynamic emitter resistance to
25 compensate for production variations of the fixed resistors and produces an RC time constant which results in a 90° phase shift of the output signal with respect to the input quadrature composite signal, the collector load current tracking the varying emitter load current to preserve the unity gain of the
30 amplifier circuit as the phase is varied.

2065283

FIG. 1





FIG. 4



2065283

FIG. 2

