Title: METHOD AND APPARATUS FOR TESTING OPERATION OF AN OPTICAL LIQUID CRYSTAL DEVICE, AND MANUFACTURING OF DEVICE

(57) Abstract: Methods and apparatus for testing operation of a single or multiple tunable active optical device(s) operated by one or more driving electrodes are described. Test methods and apparatus are provided for device testing without necessarily requiring direct physical contact with the driving electrodes. Testing subjects devices to incident light along an optical path and to an external electric field applied to the device producing a dipolar charge distribution within the electrodes, causing the device to operate. The effect of device operation on incident light is optically sensed. The sensed effect is analyzed to identify device defects. Test methods and apparatus are provided for testing multiple unsingulated devices during fabrication employing a strip contact structure having contact strips connected to multiple devices and extending to wafer edges, such that singulating devices leaves portions of the strip contact structure exposed on device dice edges providing electrical contacts in use.

Fig. 11

Declarations under Rule 4.17:
— as to applicant’s entitlement to apply for and be granted a patent (Rule 4.17(H))

Published:
— with international search report (Art. 21(3))
— before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments (Rule 48.2(h))
METHOD AND APPARATUS FOR TESTING OPERATION OF AN OPTICAL LIQUID CRYSTAL DEVICE, AND MANUFACTURING OF DEVICE

Technical Field

The present invention relates to the field of electro-optical device testing, and more particularly to methods and apparatus for wafer level testing operation of electro-optical liquid crystal (LC) devices prior to singulation, and to manufacturing of electro-optical liquid crystal (LC) devices.

Background

Electro-optical devices based on Liquid Crystals (LC) make use of variable properties of LCs upon absence or presence of an electric field to control their optical operation, typically by selectively allowing (by becoming transparent) or preventing (by becoming opaque) incident light transmission such as in the case of LC cells used in display (LCD) devices, or by changing their refractive properties such as in the case of LC cells used as Tunable-focus LC Lens (TCLL) devices. TCLLs are manufactured employing wafer fabrication as cells (dies) on wafers.

During mass manufacturing processes of such electro-optical devices, defects are likely to be induced (develop) on some of these devices (dies prior to singulation), which could adversely affect their operation when in use (after singulation). As part of quality control procedures, all or at least representative samples of the fabricated devices (dies) are being subjected to optical (functional) testing to ensure proper operation prior to making them available for end use.

Turning to Figs. 1a and 1b, there is schematically illustrated a typical known arrangement designated at 10 for testing a single electro-optical device (after singulation). Liquid crystal cell 12 has first and second planar driving electrodes (layers) 14, 16 provided on first and second transparent glass substrates 18, 20 and being disposed in a predetermined spatial relationship with respect to one another. Planar driving electrode layers 14, 16 are delicate, in the order of microns thick. For testing purposes, a prior art technique includes mechanically placing test probes on each driving electrode 14, 16 associated with each individual LC cell die. Driving electrodes 14, 16 are connected to output terminals 22, 22' of an external electrical voltage source 24, an electrical arrangement 10 including first and second testing electrodes (probes) 26, 28 connected to electrical voltage source 24 through respective external lines 27, 29 and connectors 30, 30' directly making physical electrical contact with driving electrode (layers) 14, 16, respectively. Upon application of a (driving) voltage of a predetermined value across driving electrodes 14, 16, the LC cell 12 is caused to operate by changing its light transmission or refractive properties in accordance with the electrical field generated (applied), whose intensity can be expressed by the well known capacitance relation:
wherein V_{LC} is the voltage value applied across the LC cell and d is the distance separating the driving electrodes (layers) 14, 16 of the LC cell. An induced optical property change can be sensed through the use of an appropriate optical analyzer, allowing identification of any defective portion of the liquid crystal device.

Turning now to Figs. 2a and 2b, there is schematically illustrated a typical known arrangement 10" which is similar to the arrangement 10 described above in view of Figs. 1a and 1b, wherein the electro-optical device under test is a single TLCL including one or more optional dielectric layers 32, such as field modulating hidden layers, weakly conductive layers or supporting substrates for optically active layers.

Such a prior art technique requires the fabrication such an LC optical device to have progressed to an advanced state past singulation or is applicable to low yield singly fabricated LC optical devices. Moreover, the required physical contact with the delicate micron thick driving electrode layers 14, 16 is inefficient. It can be appreciated, in view of the foregoing examples, that the known testing technique according to the prior art makes use of testing electrodes directly making physical, electrical contact with delicate driving electrode layers in order to apply the desired voltage to the electro-optical device under test exposing such TLCL devices to potential damage such as scratching during testing. To be applicable, such technique requires the availability of direct contact locations on the substrates, which must be externally accessible and not hidden for testing during manufacture. Whenever, a single electro-optical device 12', or a multiple electro-optical device unit 11', such as illustrated in Fig. 3 does not provide such externally accessible electrical contact locations connected to respective driving electrodes, operational testing prior to singulation employing the presently known technique exhibits an important limitation which renders such testing a very difficult task, if not infeasible.

Referring now to Fig. 4 there is shown another prior art arrangement 10' based on the same known principle, for testing in parallel the performance of a multiple electro-optical device unit 11, such as a wafer, formed of first and second substrates 18', 20' and including a two-dimensional array of electro-optical devices such as LC cells 12' built in the wafer. It is appreciated that driving electrodes layers 14', 16' have an extent limited to single LC cells 12'.

An grid of "scribe line" (kerf) areas extends between adjacent LC optical device dies 12' containing a network lines 27', 29' for evaluating the fabrication process. For parallel test purposes, a plurality of line pairs 27', 29', each connected to driving electrodes 14', 16' of a single LC cell 12', are connected to output terminals 22, 22' of external electrical voltage source 24. A plurality of pairs of first and second test electrodes 26, 28, connected to electrical voltage source 24 through external lines 27, 29, are used to make direct physical contact via connectors 30, 30' with respective network lines 27', 29' and indirectly to make electrical contact with driving electrodes 14', 16'.
For example, unpublished U.S. patent application No. 07/933,325, filed Aug. 21, 1992 by Rostoker, et al., entitled "Methods For Die Burn-In", serving as parent for U.S. continuation application 08/370,565 of same title issued as U.S. patent 5,489,538 on 02-06-1996, describes such a technique for burning-in semiconductor circuit chips, as opposed to liquid crystal optical device dies, prior to dicing (on the wafer) in accordance with which a common network of power and ground conductors in the scribe lines are provided. The power and ground lines connect to all dies on a wafer. The power and ground lines simply power up all devices for static burn-in. Built-in semiconductor circuit chip self test (self-starting, signal-generating) circuitry on each die provides signals on power up to exercise some of the functionality of the chip.

Similarly, U.S. patent No. 5,389,556 entitled "Individually Powering-Up Unsingulated Dies On A Wafer" issued FebaIary 14, 1995 to Rostoker, et al. describes testing a multitude of unsingulated semiconductor circuit chips (dies) on a wafer by individually powered up using various "electronic mechanisms" on the wafer, and connecting the electronic mechanisms to the individual dies by conductive lines on the wafer. Rostoker '556 proposes placing a number of conductors in the scribe line areas on a wafer, including: at least one power line and at least one ground line for powering up the dies for testing; a multitude of probe lines and a multitude of sense lines for implementing a cross-check type testing methodology; and preferably, redundant power and ground lines, to provide coverage in the event of an open line.

As is well known in the art, scribe lines areas, and anything contained within them, will be destroyed when the dies are singulated from the wafer. Such networks of power lines, sense lines, probe lines and conductors are therefore sacrificial.

In the wafer fabrication field there is a pressure to maximize the useful or productive area of a wafer to increase yield and reduce production costs which dictates that scribe line area be kept as small as possible. Dies are desired to be laid out on a wafer in a pattern that is packed as tightly as possible. Desirable scribe line widths include only those large enough to ensure that the dies can be separated without damage to the device area of the dies.

**Summary**

It is an object of the proposed solution to provide a method and apparatus for operationally testing a multitude of unsingulated tunable active optical devices during fabrication and prior to singulation, which method and apparatus employ a reduced number of reusable physical contacts for testing multiple tunable active optical devices without additional sacrificial wafer level components such as conductor networks, traces, contacts, pads.

In accordance with another broad aspect of the proposed solution, a contact staicture is employed in order to provide electrical contact with driving electrodes over relatively large areas of an electrode layer for testing purposes during wafer fabrication. Preferably strip contact
structures are fabricated across multiple tunable active optical device elements on wafers. For example, strip contact structures are fabricated across scribe lines during wafer fabrication of multiple electro-optical liquid crystal devices to provide a reduced number of test electrode contact points on wafer edges. For example, a number of deposited metallic strips provides less than one test electrode pair of contacts per unsingulated element (without multiplexing circuitry). The deposition of metallic strips across scribe lines permits high die density wafer fabrication without limiting the thinness of the scribe lines. Advantageously, despite fabricating the metallic strips across scribe lines to enable operational testing during wafer fabrication, such strip contact structure is not sacrificed as post singulation metallic strip contact portions remaining in the tunable active optical device element layered structures are employed to provide electrical contact during tunable active optical device operation.

In accordance with an aspect of the proposed solution there is provided a method of manufacturing on a wafer a tunable active optical element using wafer scale techniques, the method comprising: providing a wafer of an array of cells, each cell including a tunable active optical element; driving said elements while on said wafer to perform a test of said element during wafer fabrication to determine operability; designating a first group of elements as operational based on said test; singulating at least one cell from the wafer based on the identified group of operational elements; and rejecting a second group of elements based on the test.

In accordance with another aspect of the proposed solution there is provided a method of manufacturing on a wafer a tunable active optical element using wafer scale techniques, the method comprising: providing a wafer of an array of cells, each cell including a tunable active optical element; driving said elements while on said wafer to perform a test of said element during wafer fabrication to determine operability; designating a first group of elements as operational based on said test; singulating at least one cell from the wafer based on the identified group of operational elements; and rejecting a second group of elements based on the test, the method further comprising: subjecting a liquid crystal device including said tunable active optical element having said first electrode layer for operating said liquid crystal device to incident light along an optical path of said device; applying to said liquid crystal device an external electric field to produce a dipolar charge distribution within said first electrode layer, causing operation of said liquid crystal device; and optically sensing an effect of said liquid crystal device operation on said incident light being tested.

In accordance with a further aspect of the proposed solution there is provided a tunable active optical element as made employing one of the methods of manufacture herein immediately above, said tunable active optical element defining an optical aperture and having a layered structure, said element comprising: a first film electrode formed on a surface of a first substrate and covered by a second substrate; and a strip contact structure filling a volume within said layered structure and contacting said film electrode, said strip contact structure being located outside of said optical aperture and providing an electrical connection surface much larger than a thickness of said film electrode, said element having a peripheral edge surface with exposed...
layer edges of said layered structure, said strip contact structure being located at or near an edge of said element.

It is another object of the present proposed solution to provide a method and apparatus for testing operation of at least one electro-optical liquid crystal device having at least one driving electrode for operating the device during fabrication and prior to singulation, which method and apparatus do not necessarily require direct physical contact with the driving electrode to perform operational testing.

According to the above object, from a broad aspect, there is provided a method for testing operation of at least one electro-optical liquid crystal device having at least one driving electrode for operating said device, the method comprising: subjecting said liquid crystal device to incident light along an optical path of said device; applying to said liquid crystal device an external electric field to produce a dipolar charge distribution within said electrode, causing operation of said liquid crystal device; and optically sensing an effect of said liquid crystal operation on said incident light.

In accordance with the aspect, there is also provided a method wherein said at least one electro-optical liquid crystal device is included in a multiple unit further including a plurality of such electro-optical devices being tested in parallel using said method.

In accordance with the aspect, there is also provided a method wherein said optical liquid crystal device is a tunable-focus liquid crystal lens.

In accordance with the aspect, there is further provided a method wherein said optical liquid crystal device is a liquid crystal display cell.

In accordance with the aspect, there is further provided a method wherein applying said external electric field includes applying a predetermined voltage value to at least one testing electrode disposed in a predetermined spatial relationship with said driving electrode to generate said external electric field.

In accordance with the aspect, there is further provided a method further comprising analyzing the sensed optical effect to identify any defective portion of said liquid crystal device.

In accordance with the aspect, there is further provided a method wherein said optical liquid crystal device is a tunable-focusing liquid crystal lens.

In accordance with the aspect, there is yet further provided a method wherein said optical liquid crystal device is a liquid crystal display cell.

According to the above object, from another broad aspect, there is provided an apparatus for testing operation of at least one electro-optical liquid crystal device having at least one driving electrode for operating said device, said apparatus comprising: a light source for directing
incident light toward said device substantially along an optical axis thereof; an electrical arrangement for applying to said liquid crystal device an external electric field to produce a dipolar charge distribution within said electrode, causing operation of said liquid crystal device; and an optical sensor responsive to an effect of said liquid crystal operation on said incident light.

In accordance with the aspect, there is further provided an apparatus wherein said at least one electro-optical liquid crystal device is included in a multiple unit further including a plurality of such electro-optical devices being tested in parallel using said apparatus.

In accordance with the aspect, there is further provided an apparatus wherein said optical liquid crystal device is a tunable-focusing liquid crystal lens.

In accordance with the aspect, there is further provided an apparatus wherein said optical liquid crystal device is a liquid crystal display cell.

In accordance with the aspect, there is further provided an apparatus further comprising a data processor for analyzing the sensor response to identify any defective portion of said liquid crystal device.

In accordance with the aspect, there is further provided an apparatus wherein said electrical arrangement includes at least one testing electrode connected to an electrical voltage source.

In accordance with the aspect, there is further provided an apparatus wherein said testing electrode is provided on a substrate adapted to be disposed in a predetermined spaced relationship with said driving electrode to generate said external electric field at a predetermined voltage value.

In accordance with the aspect, there is further provided an apparatus wherein said testing electrode is substantially planar and made of an optically transparent material.

In accordance with the aspect, there is further provided an apparatus wherein said substrate is made of an optically transparent material.

In accordance with the aspect, there is further provided an apparatus wherein said device has first and second opposed planar surfaces extending transversely with respect to said optical path, said incident light being directed through one of said first and second surfaces, and said optical effect being sensed from the other one said surfaces.

In accordance with the aspect, there is further provided an apparatus wherein said device has first and second opposed planar surfaces extending transversely with respect to said optical path, said apparatus further comprising an optical reflecting layer disposed adjacent to one of said first and second surfaces, said incident light being directed through the other one of said surfaces, and
said optical effect being sensed following reflection thereof on said layer from said adjacent
surface through said other surface.

In accordance with the aspect, there is further provided an apparatus wherein said device has first
and second driving electrodes disposed in a predetermined spatial relationship with one another,
said electrical arrangement including first and second testing electrodes connected to an
electrical voltage source.

In accordance with the aspect, there is further provided an apparatus wherein said first testing
electrode is provided on a first substrate adapted to be disposed in a predetermined spaced
relationship with said first driving electrode, said second testing electrode is provided on a
second substrate adapted to be disposed in a predetermined spaced relationship with said second
driving electrode, to generate said external electric field at a predetermined relative voltage value
between said first and second driving electrodes.

In accordance with the aspect, there is further provided an apparatus wherein said testing
electrodes are substantially planar and made of an optically transparent material.

In accordance with the aspect, there is further provided an apparatus wherein said substrates are
made of an optically transparent material.

In accordance with the aspect, there is further provided an apparatus wherein said device has first
and second opposed planar surfaces extending transversely with respect to said optical path, said
incident light being directed respectively through one of said first and second substrates and one
of said first and second surfaces, and said optical effect being sensed from the other one of said
surfaces through the other one of said substrates.

In accordance with the aspect, there is further provided an apparatus wherein said device has first
and second opposed planar surfaces extending transversely with respect to said optical path, said
apparatus further comprising an optical reflecting layer disposed adjacent to one of said first and
second surfaces, said incident light being directed respectively through one of said first and
second substrates and the other one of said surfaces, and said optical effect being sensed
following reflection thereof on said layer from said adjacent surface through said other surface
and said one of said first and second substrates.

According to a further object, there is provided a method of manufacturing an electro-optical
device comprising testing operation of at least one electro-optical liquid crystal device having at
least one driving electrode for operating said device, the testing method comprising: subjecting
said liquid crystal device to incident light along an optical path of said device; applying to said
liquid crystal device an external electric field to produce a dipolar charge distribution within the
electrode, causing operation of said liquid crystal device; and optically sensing an effect of said
liquid crystal operation on said incident light. In some embodiments, the method comprises
testing a wafer of such electro-optical liquid crystal devices, singulating the devices from the wafer and releasing as useful devices only those that passed testing.

**Brief Description of the Drawings**

The invention will be better understood by way of the following detailed description of embodiments of the proposed solution with reference to the appended drawings, in which:

Figure 1a is a schematic diagram showing a prior art arrangement used for testing operation of a single liquid crystal cell shown in plan view;

Figure 1b is a schematic diagram showing an elevational view of the prior art arrangement of Fig. 1a;

Figure 2a is a schematic diagram showing another prior art arrangement used for testing operation of a single TLCL provided with an optional dielectric layer and shown in plan view;

Figure 2b is another schematic diagram showing an elevational view of the prior art arrangement of Fig. 2a;

Figure 3 is a schematic diagram showing another example of multiple electro-optical device unit devoid of available electrical contact locations;

Figure 4 is another schematic diagram showing another prior art arrangement used for testing the operation of a multiple electro-optical device unit;

Figures 5A and 5B are schematic diagrams illustrating one half of a Tunable Liquid Crystal Device (TLCL) structure in cross-section and plan view, respectively;

Figures 6A, 6B, 6C and 6D are schematic diagrams illustrating one half of a TLCL juxtaposed with the second half of the TLCL, where the second half (shown in Figures 2C and 2D) has been rotated in the plane of the device by 90 degrees;

Figures 7A, 7B, 7C and 7D are schematic diagrams illustrating one half of a TLCL juxtaposed with the second half of the TLCL, where the second half (shown in Figures 7C and 7D) has been rotated in the plan of the device by 90 degrees and flipped over such that the top and bottom of the second half of the TLCL are reversed relative to the first half of the TLCL;

Figures 8A and 8B are schematic diagrams illustrating a complete full polarization TLCL formed by mating together the first and second halves of the TLCL of Figure 7, in side view and plan view, respectively;

Figure 9 is a schematic diagram showing an embodiment of an apparatus for testing operation of an electro-optical liquid crystal device in accordance with a first aspect of the proposed solution;

---

8
Figure 10 is a schematic diagram showing another illustration of the embodiment of Fig. 9, wherein the electro-optical liquid crystal device is provided with an optional dielectric layer;

Figure 11 is a schematic diagram showing an embodiment of an apparatus for testing operation of a multiple electro-optical device unit, according to a light transmission effect sensing mode;

Figure 12 is a schematic diagram showing an embodiment of an apparatus for testing operation of a multiple electro-optical device unit, according to a light reflection effect sensing mode;

Figure 13 is another schematic diagram showing an example of a multiple electro-optical device unit, showing available electrical contact locations in accordance with the proposed solution;

Figures 14A and 14B are schematic diagrams showing side and top views, respectively, of one half of a TLCL showing active regions of TLCLs and contact staiture regions outside the active regions along the edges of dies (wafer cells), in accordance with a second embodiment of the proposed solution;

Figures 14C and 14D are schematic diagrams showing side and top views, respectively, of a complete TLCL formed by connecting together two half TLCLs of Figure 14A at their bottom surfaces;

Figure 15 is a schematic diagram showing conductive electrode layers forming the contact staiture;

Figures 16A and 16B are schematic diagrams showing side and top views, respectively, of one half of a TLCL with a contact staiture including an additional, thicker conducting staiture formed around the perimeter of each electrode layer, in accordance with an implementation of the proposed solution;

Figures 16C and 16D are schematic diagrams showing side and top views, respectively, of a complete TLCL formed by connecting together two half TLCLs of Figure 16A at their bottom surfaces;

Figures 17A and 17B are schematic diagrams showing side and plan views, respectively, of a 2x2 region of a larger array of liquid crystal optical devices on a wafer prior to singulation (before dicing/cutting) occurs, where the gray areas are scribe line regions that will be removed in the cutting process;

Figures 17D and 17C are schematic diagrams illustrating side and plan views, respectively, of the array of Figures 17A and 17B after singulation (dicing / cutting);

Figures 18C and 18D are schematic diagrams showing side and top views, respectively, of a complete TLCL formed by connecting together two half TLCLs of Figure 18A at their bottom surfaces;
Figures 19A and 19B are schematic diagrams showing plan and side views, respectively, of the complete TLCL of Figures 18A and 18B with external full side contacts bonded to the device and making electrical contact with the contact areas of the strip contact staicture, in accordance with a non-limiting implementation of the proposed solution;

Figures 20A and 20B are schematic diagrams showing side and plan views, respectively of one half of a TLCL in which the top and bottom electrodes are patterned parallelograms recessed from two sides so as to prevent unwanted electrical contact during packaging, in accordance with yet another implementation of the proposed solution;

Figures 21A and 21B are schematic diagrams showing side and plan views, respectively, of a complete TLCL formed by connecting together two half TLCLs of Figure 20A at their bottom surfaces;

Figures 22A and 22B are schematic diagrams showing side and top views, respectively, of the complete TLCL of Figure 21A with external full side contacts bonded to the device and making electrical contact with the contact areas of the contact staicture in accordance with the proposed solution;

Figures 23, 24 and 25, are schematic diagrams illustrating plan views of half TLCL variants with patterned electrodes, where at least two of the edges of the device are free of electrode layer material, in accordance with non-limiting examples of implementation of the present invention;

Figures 26A and 26B are schematic diagrams showing side and top views, respectively, of one half of a TLCL with a contact staicture formed along a side of the device, in accordance with a non-limiting implementation example;

Figures 26C and 26D are schematic diagrams showing side and top views, respectively, of a complete TLCL formed by connecting together two half TLCLs of Figure 26A at their bottom surfaces;

Figure 27A is a schematic diagrams illustrating strip contact deposition across adjacent electrode layers on a wafer, in accordance with another implementation of the proposed solution;

Figures 27B to 27D are schematic diagrams illustrating plan and cross-sectional views of a wafer of half TLCLs in accordance with the implementation illustrated in Figure 27A;

Figures 27E and 27F are schematic diagrams illustrating a 90degree rotated wafer of half TLCLs as illustrated in Figure 27B and a cross-sectional view of a wafer of full TLCLs, respectively;

Figures 28A and 28B are schematic diagrams illustrating plan and cross-sectional views of a contact staicture interconnecting wafer cells and extending to wafer edges in accordance with the proposed solution;
Figures 29A and 29B are schematic diagrams illustrating plan and cross-sectional views of another contact structure interconnecting wafer cells and extending to wafer edges in accordance with the proposed solution;

Figures 30A and 30B are schematic diagrams illustrating plan and cross-sectional views of a further contact structure interconnecting wafer cells and extending to wafer edges in accordance with the proposed solution;

Figures 31A and 31B are schematic diagrams illustrating plan and cross-sectional views of a further contact structure interconnecting wafer cells and extending to wafer edges in accordance with the proposed solution;

Figures 32A and 32B are schematic diagrams illustrating plan and cross-sectional views of a further contact structure interconnecting wafer cells and extending to wafer edges in accordance with the proposed solution;

Figures 33A and 33B are schematic diagrams illustrating plan and cross-sectional views of a further contact structure interconnecting wafer cells and extending to wafer edges in accordance with the proposed solution;

Figures 34A and 34B are schematic diagrams illustrating plan and cross-sectional views of a further contact structure interconnecting wafer cells and extending to wafer edges in accordance with the proposed solution; and

Figures 35A and 35B are schematic diagrams illustrating plan and cross-sectional views of a further contact structure interconnecting wafer cells and extending to wafer edges in accordance with the proposed solution.

**Detailed Description**

It has been discovered that direct physical electrical contact with delicate electro-optical liquid crystal device driving electrodes is both inefficient and prone to introducing further defects. Electrical contact inefficiencies have been encountered stemming from point contacts between test electrodes and the electro-optical liquid crystal device driving electrodes. There are multiple known reasons for electrical contact inefficiencies of point contacts including for example insufficient contact area, uneven driving electrode layer deposition, scratched driving electrode layer due to repeat testing, etc. leading to increased local resistance and therefore to poor electrical contacts.

There is a need to test the operation of electro-optical devices at different stages during fabrication.
Tunable Active Optical Device Wafer Fabrication

A non-limiting example of manufacturing a complete TLCL will now be described. The process starts with bare glass substrates. The glass used for these substrates is typically a borosilicate glass, which is manufactured in very thin thicknesses, 100 microns or less. The glass is cleaned using processes recommended by the glass manufacturer. These include a combination of detergent soaks, ultrasonic cleaning and de-ionized water rinses.

The clean glass is then coated with a transparent conductive thin electrode layer. A typical electrode material is indium tin oxide (ITO) that is sputter deposited on the glass; however, other thin film deposition techniques, such as evaporation, may also be used. In accordance with some implementations, the electrode layer is deposited during wafer fabrication over the entire wafer area or over the entire useful wafer cells area. Without limiting the invention, in order to obtain a patterned electrode, the conductive material can be deposited through a shadow mask, where the areas not to be coated are blocked by a metal mask.

Depending on the type of tunable active optical element to be wafer fabricated, for example for an electro-optical liquid crystal device, the next step is to fabricate the liquid crystal (LC) cell. The glass wafers that form upper and lower surfaces of LC cells can first be coated with an alignment layer. This layer serves to align liquid crystal molecules. Typically, this will result in a surface with some microscopic texture. It may be a polyimide layer that is later textured by abibing with a cloth or it may be an oxide film that is deposited in a manner which results in a highly textured surface.

After the textured surface is formed, the LC cell itself can be wafer fabricated. For example, three materials are deposited on one of the glass substrates (wafers) that form the LC cell. The first material can be any additional conducting material. This is often a conductive adhesive or solder. The second material can be a non-conductive adhesive, which is also deposited to define the area to be filled with liquid crystal material. Non-conductive adhesives are typically acrylic, epoxy or silicone materials. The third material is the liquid crystal material itself. In one or more of the deposited materials, spacers can be included, typically glass or polymer spheres of a tightly controlled size, which act to set the thickness of the LC cell. Subsequently, a second glass substrate (wafer) is placed on top of the deposited materials and the adhesive materials are cured using heat, pressure and/or light. Depending on the design of the electro-optical liquid crystal device, the second glass substrate (wafer) may have an electrode layer deposited thereon.

Next, for a TLCL electro-optical device, a lens staicature is fabricated on a third glass substrate (wafer). In this context "lens staicature" refers to a layered staicature providing electric field modulation, the "LC staicature" proving the optical lensing effect. The lens staicature is typically fabricated from polymer layers with varying electrical and optical properties. Additional conductive materials (such as conductive adhesives and solders) and staicural material (such as glass, polymer or metal spacers) may also be incorporated. The third glass substrate (wafer) may
include a third electrode layer. After fabrication, the lens staicture is then bonded to the LC cell using an optical adhesive material. At this point, one half of a TLCL has been fabricated in wafer form. For certainty, certain electro-optical liquid crystal device designs do not require the second electrode.

Figures 5A and 5B illustrate cross-section and plan views, respectively, of an example of a basic staicture of one half of a tunable liquid crystal device (TLCL). A complete or full TLCL is composed of two such half TLCLs, an advanced example of which is described in co-pending commonly assigned published International Patent Application Publication WO 2009/153764 entitled "Electro-Optical Devices Using Dynamic Reconfiguration of Effective Electrode Staictures" claiming priority from 21 June 2008, the entirety of which is incorporated herein by reference. Other variants of this TLCL staicture work. Without limiting the invention, the subject matter described herein may apply equally to those variants.

In accordance with a non-limiting example, the half TLCL illustrated in Figures 5A and 5B is composed of two main layers: the liquid crystal (LC) layer and the lens staicture layer. These layers are bounded by two additional layers consisting of substrates with conductive electrodes. An optional central substrate may serve as a dividing layer between the LC layer and lens staicture layer. For certainty, the lens staicture layer, the optional center substrate, and the liquid crystal staicture are shown as examples only. In this context "lens staicture" refers to a layered staicture providing electric field modulation, the "LC staicture" proving the optical lensing effect. The type, number and functionality of layers employed relates to the tunable active optical device properties which provide an overall device functionality such as but not limited to an optical shutter, beam steering element, etc. in this example a variable focus device.

The plan view of Figure 5B shows one additional feature of the half TLCL, notably that the LC layer has a unique orientation along one direction. Because of this property of the LC, a half TLCL only affects one polarization (half of the light) passing through the device. In order for all of the light passing through the device to be affected by the LC, a second half TLCL, with its polarization rotated by 90 degrees (orthogonal), can also be used.

Testing of such wafer manufactured singulated (diced dies) or non-singulated (wafers) tunable active optical device elements may be performed at this point in the manufacturing process. For example, Figures 9 to 12 hereinbelow describe tunable active optical device element testing, including testing of single electrode elements employing external electric fields in accordance with a first embodiment of the proposed solution. Wafer scale testing is also described hereinbelow.

For full polarization TLCLs, the next step involves bonding two half TLCL wafers together. The two wafers are placed with their bottom glass substrates back to back. In addition, one wafer is rotated 90 degrees relative to the other, so that the alignment of the LC cells in one half TLCL is at 90 degrees with respect to the other. An optical adhesive is employed between the two wafers.
and the wafers are aligned such that the optical axes of the individual devices in each wafer are aligned. The optical adhesive is then cured using heat, pressure and/or light.

Figures 6A and 6C show two half TLCLs in cross-section view, the second half TLCL of Figure 6C being rotated in the plane of the device by 90 degrees to provide a full polarization TLCL. This rotation is more clearly shown in the plan views of Figures 6B and 6D, which correspond to Figures 6A and 6C, respectively.

Figures 7A and 7C show two half TLCLs in cross-section view, the second half TLCL of Figure 7C being rotated in the plane of the device by 90 degrees and flipped over such that the top and bottom of the device are reversed relative to the half TLCL of Figure 7A. This rotation and flipping is more clearly shown in the plan views of Figures 7B and 7D, which correspond to Figures 7A and 7C, respectively.

In Figure 8A, a complete TLCL according to the present invention is illustrated, similar to an embodiment illustrated by inventors T. Galstian, V. Presniakov, K. Asatryan in Figure 11 of commonly assigned International Patent Application Publication WO 2007/098602 published September 7, 2007, entitled "Method and Apparatus for Spatially Modulated Electric Field Generation and Electro-Optical Tuning using Liquid Crystals ", and co-pending with US020070229754, the entirety of which are incorporated herein by reference. More specifically, the two half TLCLs of Figures 7A and 7C are mated together in accordance with the proposed solution, connected at their bottom surfaces. The resulting combined (full) polarization of the complete TLCL is shown in Figure 8B.

Wafer scale testing can also be performed at this point in the wafer manufacturing process. Testing can include providing incident light having one of a random polarization, a circular polarization and a linear polarization aligned with the single polarization of at least one of the half TLCLs in the pair.

Singulating the TLCLs from the wafer follows. Singulating may be done via a scribe and break process, a mechanical dicing process or an optical dicing process, among other possibilities. In a scribe and break process, a linear defect (the scribe line) is formed in the wafer and then the wafer is stressed until the wafer fractures along the linear defect. For mechanical dicing, an abrasive wheel is used to remove a strip of material that separates a part of the wafer. In an optical dicing process, a laser is used to remove a strip of material to separate the wafer.

Individual tunable active optical element testing can be performed at this point in the manufacturing process as described hereinbelow.

The singulated complete tunable active optical element can then be packaged by making contact to wires, lead frames or flexible circuits. For example, in order to power the complete TLCL, the conductive layers (e.g. electrodes) adjacent to the lens stauicure layers in both half TLCLs are connected together and to an external contact. Similarly, the conductive layers (e.g. electrodes)
adjacent to the LC layers in both half TLCLs must be connected together and to a different external contact. A conductive adhesive or solder may be used to make these connections, after which the area around the perimeter of the TLCL is filled with an encapsulating material that protects the TLCL from harsh environments and mechanical abuse. Making these electrical connections in such a tunable liquid crystal device is neither simple nor inexpensive. Since the conductive layers are necessarily very thin, making robust and reliable connections to electrode layer edges is difficult to do. Furthermore, care must be taken such that, when making the contacts, the opposite electrodes are not also contacted.

Testing the Operation of Electro-Optical LC Devices Using External Electric Fields

Referring now to Fig. 9, according to a first embodiment of the proposed solution, there is illustrated an apparatus 40 for testing operation of an electro-optical liquid crystal device 42 having first and second driving electrodes 44, 46 for operating the device, which electrodes are disposed in a predetermined spatial relationship with respect to one another as being provided on respective substrates 45, 45'. Without limiting the invention, while in the example illustrated in Fig. 9, device 42 is a Tunable-focus Liquid Crystal Lens (TLCL), apparatus 40, and its method of operation, may be employed to test the operation of any electro-optical liquid crystal device having an optical response to a drive signal supplied thereto. Another electro-optical liquid crystal device type is a liquid crystal display cell.

Furthermore, the apparatus 40 can be adapted to test electro-optical devices provided with a single driving electrode, or provided with more than two driving electrodes, depending on the particular design of the device to be tested. The apparatus 40 includes an electrical arrangement generally designated at 47 for applying to the liquid crystal device 42 an external electric field to produce a dipolar charge distribution within driving electrodes 44 and 46 of the electro-optical liquid crystal device, causing operation of the liquid crystal device 42, in a way that will be explained later in more detail.

As will be described later with reference to Figs. 11 and 12, apparatus 40 further includes a light source 48 for directing incident light toward the electro-optical liquid crystal device 42 substantially along an optical axis 50 thereof, and further includes an optical sensor 51 responsive to an (optical) effect of the liquid crystal operation on the incident light. The invention is not limited to an optical effect in the same optical spectrurn as that of the incident light. For example, while the incident light is in the visible spectrurn, the optical sensor 51 may measure Infra-Red radiation emanating from the electro-optical liquid crystal optical device.

Referring back to Fig. 9, the electrical arrangement 47 includes first and second test electrodes 52, 54 connected to the output terminals 22, 22' of an external electrical voltage source 24, through lines 27, 29 and connectors 30, 30'. It is to be understood that the number of testing electrodes 52, 54 to be used by the apparatus 40 is related to the number of driving electrodes 44,
provided on the particular electro-optical liquid crystal device to be tested. The test electrodes are provided on respective first and second substrates made of a transparent material, e.g. glass, and are configured to be disposed in a predetermined spaced relationship with respect to the corresponding driving electrodes to generate an external electric field at a predetermined intensity (voltage value) between driving electrodes.

In the illustrated example, each test electrode is planar (layer) and may be obtained through a substrate coating process using an optically transparent and electrically conductive material, such as, e.g., Indium Tin Oxide (ITO).

The external electric field generated by test electrodes may be expressed as a function of the applied electrical voltage according to the following general relation:

\[ E \approx f(V_0, d_0, \varepsilon_1, \varepsilon_2) \]  

(1)

wherein:

- \( d_0 \) is the distance separating the test electrodes; and
- \( \varepsilon_1, \varepsilon_2 \) represent permittivity values characterizing the various layers of material constituting the electro-optical liquid crystal device under test.

In practice, the external voltage value to be applied to the testing electrodes in order to obtain a resulting operating voltage can be easily estimated in view of Fig. 9 using the following relation:

\[ V_{LC} = V_0 - (V_1 + V_2) = V_0 - \left( \int E_1 dz + \int E_2 dz \right) V_0 \frac{Q}{A \varepsilon_1 + \varepsilon_2} \]  

(2)

wherein:

- \( E_1 \) and \( E_2 \) are electric field values across substrates through their respective thicknesses; and
- \( Q \) is an amount of charge appearing on electrodes; and
- \( A \) is the surface area of electrodes; and
- \( \varepsilon_1 \) and \( \varepsilon_2 \) are mean permittivity values characterizing substrates.

Alternatively, the external voltage value to be applied can be set experimentally using an optical sensor on the basis of a known reference effect of the liquid crystal operation on reference incident light.
Referring now to Fig. 10, in a case where the apparatus 40 is used to test an electro-optical liquid crystal device 42' provided with an optional dielectric layer 32 of thickness $d_{3}$ relation (2) could be correspondingly modified to take into account permittivity $\varepsilon_{3}$ characterizing layer 32.

Fig. 11 illustrates apparatus 40 as described above with reference to Fig. 9 in operation when used for testing the operation of multiple electro-optical liquid crystal devices in accordance with an implementation of the first embodiment. In accordance with this implementation, a light transitivity effect of a electro-optical liquid crystal device is sensed. A multi-unit device 43 including a multitude of electro-optical liquid crystal devices 42" is being tested, testing multiple electro-optical liquid crystal devices 42" in parallel using a same apparatus 40. It can be seen that the multi-unit device 43 has its first and second opposed planar surfaces 58, 58' extending transversely with respect to optical path 50, and that incident light represented by light ray arrows 49 is directed through second substrate 55 and second surface 58'. In this configuration, the optical effect is sensed by sensor 51 from first surface 58 through first substrate 53 as schematically indicated by light path lines 60 and light ray indicating arrows 62. It is to be understood that a symmetrical configuration, wherein incident light would be directed through first substrate 53 and first surface 58, could also be used by disposing light source 48 and sensor 51 accordingly.

Fig. 12 illustrates apparatus 40', similar to apparatus 40 described above with reference to Fig. 9, in operation when used for testing the operation of multiple electro-optical liquid crystal devices in accordance with another implementation of the first embodiment. In accordance with this implementation a light reflectivity effect of electro-optical liquid crystal device is being sensed. A multi-unit device 43' including a multitude of electro-optical liquid crystal devices 42" is being tested, testing multiple electro-optical liquid crystal devices 42" in parallel using a same apparatus 40'. In this implementation, apparatus 40' further includes an optical reflecting layer 66 made of an appropriate reflecting material, for example disposed adjacent to second surface 58'. In this implementation, incident light generated by source 48 and represented by light ray arrows 49 and 49' is directed through first substrate 53 and first surface 58, as schematically indicated by light path lines 60'. For so doing, an optical element 57 provided with a semi-transparent mirror 59 is conveniently used. The optical effect is sensed following incident light reflection off of layer 66, (from adjacent second surface 58') through first surface 58 and first substrate 53, as schematically indicated by light path lines 60" and light ray indicating arrows 62', 62". It is to be understood that an alternate symmetrical configuration, wherein the optical reflecting layer 66 would be disposed adjacent to first surface 58, incident light 49 would be directed through second substrate 55 and second surface 58', could be also used by disposing light source 48, element 57 and sensor 51 accordingly. In that alternate configuration, the optical effect would be sensed following incident light reflection off of layer 66, (from adjacent first surface 58) through second surface 58' and second substrate 55. For example, sensor 51 can be configured to detect an interference pattern. Testing can include providing incident light having
one of a random polarization, a circular polarization and a linear polarization aligned with the single polarization of at least one of the half TLCLs in the pair.

The apparatus 40, 40' can further include a data processor 64 for analyzing the sensor response to identify any defective portion of said multi-unit device 43, 43' and therefore to identify any defective electro-optical liquid crystal device 42", 42"", using appropriate algorithms, including but not limited to optical pattern matching algorithms.

Therefore in accordance with the first embodiment, the operation of at least one electro-optical liquid crystal device can be tested during fabrication without necessitating direct physical electrical contact with delicate driving electrodes of such electro-optical liquid crystal device eliminating the introduction of defects during testing. In accordance with the first embodiment, the operation multiple electro-optical liquid crystal devices manufactured employing wafer fabrication techniques can be tested during fabrication and prior to singulation without necessitating direct physical electrical contact with delicate driving electrodes of such electro-optical liquid crystal devices eliminating the introduction of defects during testing. In particular it is noted that in this embodiment scribe lines are free of power lines, signal lines, selection lines, sense lines, etc. and therefore can be as narrow as possible, the only size limitation being that required to prevent damage to electro-optical liquid crystal device dies during singulation.

While the above embodiment works for electro-optical liquid crystal devices having a small number of driving electrodes, electro-optical liquid crystal devices having multiple/complex control stautures may require additional connectivity for testing purposes.

The proposed solution is further directed to contact stauture for tunable active optical devices, such as, but not limited to: electro optical liquid crystal devices, contact stauture which provides making reliable electrical connections to conductive layers of devices in an inexpensive manner, in the context of wafer scale manufacturing of such devices.

Multiple tunable active optical device units are fabricated (built) employing wafer fabrication techniques as cells (according to a parallel approach) ending with several configurations, e.g. linear, vertical, diagonal, or a combination thereof. It has been discovered that such configurations allow some degree of available electrical contact locations on either one or more (both) of the wafer (main) substrates, such as schematically shown in plan view by the contact locations designated at 34 in the example of multiple device unit 11 illustrated in Fig. 13.

Figures 14A to 14D illustrate the manufacturing of a complete electro-optical liquid crystal device graphically pointing out the typical location of an active optical region of such an electro-optical liquid crystal device ( Lens stauture, liquid crystal stauture). For example, for a TLCL an optical aperture is formed in this region. The side spaces (voids marked X) illustrated along the edges of the LC cells represent regions available for element electrical contact regions where electrical contact is made with electrode layers.
Referring back to Figure 13, such contacts can be extended across multiple elements to wafer edges, as schematically shown, to permit external drive of the electro-optical devices 12'. The electro-optical devices 12' can thus be tested in parallel without difficulty using, for example, an appropriate holder (not shown) such as a jig provided with electrical connectors.

In accordance with a second embodiment of the proposed solution, a contact staitecture is wafer fabricated into tunable active optical element arrays to provide electrical contact with element driving electrodes over relatively large contact areas. Preferably the contact staitecture includes metallic strips fabricated across scribe lines during wafer fabrication of multiple electro-optical liquid crystal devices extending to wafer edges providing a reduced number of test electrode contact points on the wafer edges. Advantageously, the number of metallic strips in the contact staitecture provides less than one test electrode set of contacts per unsingulated die (without multiplexing circuitry). The fabrication of metallic strips across scribe lines permits high die density wafer fabrication without limiting the desired width of the scribe lines. Advantageously, despite fabricating the metallic strips across scribe lines to enable operational testing during wafer fabrication, such strips are not sacrificed, as post singulation, contact strip portions remaining in the electro-optical liquid crystal device layered staitecture are employed to provide electrical contacts during electro-optical liquid crystal device operation.

Method of Manufacturing of Electro-Optical LC Devices having a Contact Staitecture Enabling Wafer Scale Testing

In accordance with a first implementation of the second embodiment of the proposed solution, the contact staitecture can include conducting electrode layers extending over the entire wafer surface (Figure 5) or patterned electrode layers, for example row electrode layers extending across rows of wafer cells are illustrated in Figure 15. As described above, such electrode layers may be too thin for testing purposes, however in accordance with the proposed solution edge contacts for wafer scale testing may be provided by employing vias (not shown).

In a specific, non-limiting example, the extra conductive material that is added to the TLCL in order to form the contact staitecture, whether it be in the form of a layer arranged around the perimeter of each electrode or one or more localized areas on each electrode, is deposited onto electrode layers during fabrication of the TLCL. More specifically, after forming the electrode layer of the TLCL, for example by sputter depositing an ITO onto a glass substrate, the additional conductive material of the contact staitecture is deposited onto the electrode layer (in turn). A shadow mask may be used to ensure that a specific geometric shape, layout and/or position of the additional conductive material is defined on the electrode layer. This additional conductive material can typically also be ITO. Various different deposition techniques can be used to deposit the additional conductive material onto the electrodes layers.
In accordance with a second implementation of the second embodiment of the proposed solution, electrical contact with electrode layers can be provided via a contact staicture of a patterned layer of conductive material extending over the entire wafer surface, for example a hole patterned conductive layer. Figures 16A to 16D illustrate the manufacturing of a complete TLCL. In this example, the TLCL has a contact staicture that includes an additional, thicker conducting staicture formed around the perimeter of on each element electrode layer, the hole patterned contact staicture defining element apertures. Wafer scale testing of the entire wafer of elements is possible during fabrication. For example the thickness of the conductive staicture can be between 10 to 50 microns, preferably between 15 to 40 microns, more preferably between 20 to 30 microns. Fabricating a contact staicture 25 microns thick provides a good balance between size reduction and layer uniformity requirements. Electrical contacts for each element are provided after a simple singulation step. After dicing (cutting), this layer of additional conducting material provides better access to electrical layer contacts from the edge and is well suited for electro-optical liquid crystal devices having a reduced number of electrodes. With some care, shorting of the contacts may be avoided and this type of contact staicture can be used with electro-optical liquid crystal devices having a moderate electrode arrangement complexity. However, this care to avoid shorting may involve a more complex and expensive packaging process.

In accordance with a third implementation of the second embodiment of the proposed solution, a non-limiting example of tunable active optical device wafer fabrication is illustrated in Figures 17 to 22. In accordance with the proposed solution the contact staicture includes additional conducting material deposited locally on the conducting electrodes of multiple tunable active optical devices in an interconnected fashion during wafer fabrication. The location at which the additional conducting material is deposited differs for each conducting electrode in the half TLCL, such as on opposite sides or corners, however in some implementations adjacent sides or corners can be employed.

Figures 17A and 17B illustrate a 2x2 wafer cell region of a larger wafer array of half TLCLs of Figures 14A and 14B as would appear, in cross-section and plan view, respectively with conducting material in side spaces outside the optical aperture of the tunable active optical device. In accordance with this implementation, corner deposited bead conductive material is interconnected across the wafer in accordance with a contact staicture pattern for example a contact strip pattern. Without limiting the invention, for example the conductive material beads in electrical contact with bottom substrate electrode layers are interconnected via a strip contact staicture extending along rows of wafer cells, while the conductive material beads in electrical contact with top substrate electrode layers are interconnected via a strip contact staicture extending along columns of wafer cells. Other patterns are envisioned.

Wafer scale testing during manufacturing may proceed at this point in the wafer fabrication process. In accordance with the proposed solution, the contact staicture extends to wafer edges providing electrical contact locations for a limited number of test electrodes less than the number
of tunable active optical element cells on the wafer. For example, employing the grid pattern strip contact staicture, each half TLCL cell on the wafer may be selected for testing by providing a drive signal to strip contacts skew crossing at a wafer cell desired to be tested. Wafer scale testing is not limited to individual wafer cell testing, an entire row or column may be driven from the wafer edges via the contact staitecture, as well the entire wafer may be driven and tested.

Wafer scale testing may also be employed to test full TLCLs prior to dicing following the bonding (rotate and flip) by two unsingulated wafers having half TLCLs thereon by employing the combined contact staitecture to drive, from the edge of the wafers, single, a group of or all full TLCLs on the wafer.

Returning back to Figure 17B, the gray grid areas are kerf regions (scribe lines) that will be removed in the cutting (dicing) process. While the particular strip contact staicture interconnecting the corner beads is illustrated within the kerf areas, such illustration is not meant to limit the invention, as shown hereinafter with reference to Figures 26 and subsequent. There may also be singulation processes where no material is removed between adjacent TLCLs (scribe and snap). Figures 17C and 17D illustrate how the wafer array may appear after cutting, resulting in singulated half TLCLs. Without limiting the invention, the strip contact material of the overall contact staicture is shown removed by a cutting process, these strip contact would not be entirely removed by a scribe and snap singulating process. Regardless, portions of the corner beads of the contact staicture remain in the tunable active optical device layered staicture providing electrical contact connectivity during tunable active optical device use.

In order to manufacture complete TLCLs using cells Figure 17D fabricated on the same wafer, which is desirable in fabricating full TLCL of matched half TLCLs, a second half TLCL is rotated, flipped and mated to the first half TLCL. The resulting staicture is illustrated in Figures 18A and 18B. The full TLCL staicture has top/bottom electrode contact areas segregated to opposite sides or corners, as shown. In some implementations the electrode contacts can be segregated to adjacent sides or corners.

Complete TLCL staictures can be tested prior to integration by employing test electrodes in contact with the exposed remaining contact staicture or by employing external field test techniques described herein above. Testing can include providing incident light having one of a random polarization, a circular polarization and a linear polarization aligned with the single polarization of at least one of the half TLCLs in the pair.

Without limiting the invention, in order to package the complete TLCL of Figure 18A, this arrangement makes it possible to use an external contact staicture, one such example being illustrated in Figure 19A, at each corner of the full TLCL device in order to connect to the respective contact staicture areas associated with each thin electrode layer for controlling the electric field applied to the TLCL device. At one corner of the device, the top electrodes are connected, and at the other, the bottom electrodes are connected. A mass of conducting material
(i.e. an external contact staicture) can be deposited on each side or corner of the device, as shown in Figures 19A and 19B. Advantageously, each mass of conducting material only contacts one set of electrode contacts of the device. However, with this TLCL configuration, it is still possible for the edges of the opposite electrode layers to electrically short to the external mass of conducting material, as shown. While such contacts may not be good electrical contacts, even poor contacts can produce undesirable effects.

Figures 20A and 20B illustrate an improved configuration of a half TLCL which minimizes unwanted electrical contacts. In this configuration, the conducting electrodes layers are patterned such that they extend only to some of the edges of each tunable active optical device. Notably, the electrode layers overlap in plan view over the aperture area of the half TLCL. A complete TLCL formed of two such half TLCLs is shown in Figures 21A and 21B, in cross-section and plan view, respectively. Notably, all electrode layers overlap along the optical axis of the full TLCL. As illustrated in Figures 22A and 22B, when this complete TLCL is packaged by depositing a mass of conducting material on the sides or corners of the device, the required electrical contacts are reliably made via the remaining edge contact staicture without the possibility of shorting the opposite electrodes, since these opposite electrodes do not extend all the way to the respective edge of the device.

Figures 23, 24 and 25 illustrate further examples of possible non-limiting variants of electrode layer patterns that can be used in a half TLCL. In each case, the electrode pattern ensures that at least two of the edges of the device are free of the respective electrode layer material. It should be noted that, although in each of these examples the electrode pattern is shown to be the same for both the LC layer and the lens staicture layer, this need not be the case. Although in the foregoing examples the electrode pattern and contact staicture would be identical for each TLCL singulated out of a wafer scale array, it is also possible to have different configurations for different TLCLs singulated out of the same wafer (array).

Figures 26A to 26D illustrate another non-limiting example of a half TLCL and a corresponding full TLCL configuration, in which the contact staicture is not limited to corner beads. As shown, the contact staicture of the half TLCL extends down a side of the element/device. Accordingly, in the complete TLCL of Figure 26C, it can be seen that strips of conducting material of the contact staicture are vertically aligned as illustrated in Figure 26D in one corner of the device. Depending upon the packaging and contact staicture layout, the added conducting material need not necessarily overlap.

In accordance with a fourth implementation of the second embodiment of the proposed solution, the contact staicture is wafer fabricated on patterned electrode layers by depositing contact strips across scribe lines overlapping adjacent element electrode layers. For example metallic contact strips are patterned perpendicular to electrode layer stripes on a wafer as illustrated in Figure 27A. Figure 27B illustrates the contact staicture of unsingulated half TLCLs viewed in plan view with alternating top and bottom electrode strip contacts. Figure 27C illustrates an
unsingulated half TLCLs in cross-section across the contact strips of the contact staicture of Figure 27B. Figure 27D illustrates an unsingulated half TLCLs in cross-section along the contact strips of the contact staicture of Figure 27B.

The wafer containing half TLCLs as illustrated in Figures 27B to 27D can be subjected to wafer scale testing by driving the half TLCLs from wafer edges employing the contact staicture as described herein above.

Figure 27E illustrates a second 90-degree rotated wafer containing half TLCLs as shown in Figure 27B. And, Figure 27F illustrates a cross-section through a wafer of full TLCLs resulting from bonding the wafer of Figure 27B with the flipped wafer of Figure 27E.

The wafer containing full TLCLs as illustrated in Figure 27F can be subjected to wafer scale testing by driving the TLCLs from wafer edges employing the contact staicture as described herein above. Testing can include providing incident light having one of a random polarization, a circular polarization and a linear polarization aligned with the single polarization of at least one of the half TLCLs in the pair.

For certainty, conductive staictures (also referred to herein as contact areas) of the contact staicture may be characterized by various different geometric shapes and sizes, without departing from the scope of the present invention. Once the conductive staictures of the contact staicture have been formed on the electrode layers, fabrication of the TLCL can continue as described above, with the fabrication of the liquid crystal cell, the lens staicture, optical element, etc.

It is appreciated that tunable active optical devices, electro-optical liquid crystal devices, tunable liquid crystal lenses, shutter, beam steering devices, etc. have a variety of applications including, but not limited to: space applications, military applications, medical applications, consumer applications, etc. Each application demands different testing regimes. For example, space, military and medical applications may require exhaustive testing of wafer cells at the wafer level and of assembled devices. Exhaustive testing is possible for small ains but can become cost prohibitive for large ains destined for consumer applications. For example, random, pattern and intelligent testing may be suited for consumer grade applications/devices. In accordance with random wafer level testing, wafer cells are driven from the wafer edge in accordance with a random pattern. In accordance with a pattern wafer level testing, wafer cells are driven from wafer edges in individual rows, individual columns, checker patterns, stripped patterns, wafer sections, etc. The operational test results in respect of a number of cells less than the total number of cells on a wafer can be employed in designating all wafer cells as operational. In accordance with intelligent wafer level testing, a small number of cells at specific locations on the wafer are tested, and if identified as operational then all cells on the wafer may be designated as operational. However, if only a limited number of tested cells are identified as operational at some locations while not-operational at other locations, only a corresponding group of cells are
designated as operational and the rest rejected. Intelligent wafer level testing may be as conservative as necessary to achieve a cost / fabrication volume balance. In all such implementations, non-operational cells are rejected. Rejection is a process closely related to singulation wherein non-operational designated cells are removed from the fabrication aim. For certainty, being designated as operational and being identified as operational are not synonymous. Being identified as operational results from explicit testing. Being designated as operational results from heuristics employed to convert explicit test results into wafer level fabrication decisions. While the rejection process is closely related to singulation, the rejection process is not synonymous with singulation as entire wafer can be rejected from fabrication aims without physical singulation. As well, singulation of a wafer of operational designated cells rejects none.

Methods and apparatus described herein provide driving unsingulated wafer cells during fabrication from wafer edges using a contact staiature interconnecting multiple cells on a wafer for testing purposes:

It has been discovered that a significant percentage of wafer cells identified as non-operational by direct testing, have failed testing due to insufficient electrical contact between the contact staiature and electrode layers. In accordance with the proposed solution, and in particular to reduce rejection rates for space, military and medical applications, care must be exercised with respect to contact staiature fabrication on electrode layers. For ease of illustration, in the following description the figures only show parts of the overall contact staiature in electrical contact with a single electrode layer with the understanding that the entire contact staiature repeats for the other electrode layers of the tunable active optical device, electro-optical liquid crystal device, tunable liquid crystal lens, etc. appropriately flipped, rotated, mirrored, etc. In accordance with the proposed solution the contact staiature extends to wafer edges. In particular:

Figures 28A and 28B illustrate, in accordance with the proposed solution, a contact staiature of redundant parallel contact strips deposited across scribe lines. Either singulation and dicing expose redundant side electrical contact areas along parallel edges of each die. Employing a corresponding second electrode layer contact staiature, a small number of wafer cells (4) can be selected for testing.

Figures 29A and 29B illustrate, in accordance with the proposed solution, another contact staiature of redundant contact strips deposited across scribe lines. Either singulation and dicing expose redundant side electrical contact areas along adjacent edges of each die. Employing a similar corresponding second electrode layer contact staiature, all wafer cells can be selected for testing. Selection of a smaller number of wafer cells may necessitate a different second electrode contact staiature.
Figures 30A and 30B illustrate, in accordance with the proposed solution, a contact structure of parallel contact strips deposited on wafer cell electrode layers. In this implementation the contact strips extend from cell side spaces a distance into the scribe line areas of the wafer however do not extend to adjacent cells. After singulation, an extended electrical contact area may be employed in use however only a reduced contact area is available for testing on the wafer edge during fabrication. The overall contact structure pattern permits driving individual wafer cells for testing during wafer fabrication.

Figures 31A and 31B illustrate, in accordance with the proposed solution, a contact structure of parallel contact strips deposited on wafer cell electrode layers. In this implementation the contact strips are within cell side spaces however away from cell edges to which the contact strips are parallel. Only the cross-section of each contact strip on opposite cell sides (redundant) is available for electrical contact in use. In this sense, edge wafer testing better mimics use scenarios. The overall contact structure pattern permits driving individual wafer cells for testing during wafer fabrication.

Figures 32A, 32B, 33A and 33B illustrate redundant contact structure employing contact strips of the implementation illustrated in Figures 30A and 30B.

Figures 34A, 34B, 35A and 35B illustrate redundant contact structure employing contact strips of the implementation illustrated in Figures 31A and 31B.

While the invention has been described with reference to half single polarization TLCLs which are rotated to provide full polarization TLCLs, the invention is not limited thereto. In order to define a polarization direction on one wafer the polymide layer is aibed along rows on one wafer and along columns on the other mating wafer eliminating the 90 degree turn in making full TLCL structures.

In accordance with the proposed solution, advantages are derived from the provision of bus bar contact strips deposited over electrode layers, and in some implementations extending over the scribe line area between rows/columns of dice on a wafer. For example the width of the bus bar strip contacts can be between 20 to 1000 microns, preferably between 20 to 400 microns. Fabricating a contact structure 20 microns wide provides a good balance between good electrical contacts and layer uniformity requirements. The bus bar strip contacts are used with wafer edge contacts to test wafer cells during wafer fabrication and reused after singulation for die edge contacts in use to drive tunable active optical devices. For example the thickness of the conductive structure can be between 0.5 to 10 microns, preferably between 0.5 to 3 microns. Fabricating a contact structure about 1 microns thick provides a good balance between size reduction and layer uniformity requirements.
While the invention has been shown and described with referenced to preferred embodiments thereof, it will be recognized by those skilled in the art that various changes in form and detail may be made therein without departing from the spirit and scope of the invention as defined by the appended claims.
What is claimed is:

1. A method of manufacturing on a wafer a tunable active optical element using wafer scale techniques, the method comprising:
   
   providing a wafer of an array of cells, each cell including a tunable active optical element;
   
   driving said elements while on said wafer to perform a test of said element during wafer fabrication to determine operability;
   
   designating a first group of elements as operational based on said test;
   
   singulating at least one cell from the wafer based on the identified group of operational elements; and
   
   rejecting a second group of elements based on the test.

2. A method of manufacturing defined in claim 1, providing said wafer further comprising:
   
   forming a first electrode layer on a surface of a first substrate of said wafer, said first electrode layer extending to a plurality cells on the wafer; and
   
   forming a common direct drive interconnect structure on the wafer.

3. A method as defined in claim 2, forming said common direct drive interconnect structure further comprising providing a via in electrical contact with said first electrode layer.

4. A method as defined in claim 2, forming said common direct drive interconnect structure further comprising forming recessed strip contacts in electrical contact with said first electrode layer throughout said array of cells, said strip contacts being reused for providing external electrical contacts for a corresponding tunable active optical element in use.

5. A method as defined in claim 4, forming said strip contacts further comprises forming one of row strip contacts and column strip contacts.

6. A method as defined in claims 4 or 5, further comprising:
form said strip contacts providing electrical connection surfaces being much larger than a thickness of said first electrode layer, each said strip contact extending to at least one wafer edge;

using said substrate with said first electrode layer and said strip contacts formed thereon in the fabrication of layered staictures of said elements, each tunable active optical element including an optical aperture, said strip contacts filling a volume within each said element layered staicture and being located outside of each said optical aperture; and

said testing providing a drive signal via at least one strip contact from said wafer edge.

7. A method as defined in any of claims 4 to 6, said plurality of elements forming a pattern on said first substrate, said pattern including one of a linear pattern and a tiled pattern, forming said strip contact staicture further comprising depositing a contact strip bus bar over said fist electrode layer.

8. A method as defined in claims 6 or 7, wherein each said element on the wafer having a portion of said first electrode layer and at least one peripheral edge, forming said strip contact staicture further comprising positioning said strip contact staicture in contact with each said first element electrode at or near said at least one peripheral edge of each said element.

9. A method as defined in any of claims 7 and 8, wherein each said element is a parallelogram having four peripheral edges, forming said strip contact staicture further comprising positioning said strip contact staicture in contact with each said first element electrode by depositing a strip contact bus bar at or near at least one peripheral edge of each said element.

10. A method as defined in any of claims 7 to 9, wherein said plurality of elements in said pattern are delineated by scribe lines, forming said strip contact staicture further comprising depositing said strip contract bus bars along scribe lines overlapping adjacent first element electrodes.

11. A method as defined in any of claims 7 to 10, singulating each element further comprises removing wafer material along at least one scribe line exposing a strip contact portion at the peripheral edge of said element in contact with said first element electrode.
12. A method as defined in any of claims 7 to 10, singulating each element further comprises:

- scribing said wafer along at least one scribe line;

and snapping said wafer along said scribe line exposing a strip contact portion at the peripheral edge of said element in contact with said first element electrode.

13. A method as defined in any of claims 6 to 12, said testing including one of driving all elements on the wafer, selectively driving each element, selectively driving a third element group on the wafer, selectively driving random elements on the wafer, selectively driving elements in accordance with a test pattern, and selectively driving elements in accordance with operational levels of tested elements in a test pattern.

14. A method as defined in any of claims 6 to 13, designating said first group of elements as operational further comprising designating elements in said first group as operational based on number of tested elements less than the number of first group elements.

15. A method as defined in any of claims 6 to 14, wherein: said tunable active optical element includes an electro-optical device; said first substrate is transparent; and said first electrode layer is transparent, testing said device further comprising directing incident light along an optical path through said optical aperture and sensing an optical response of said optical device to said incident light in the presence of said drive signal.

16. A method as defined in claim 13, wherein said electro-optical device includes a tunable liquid crystal lens layered staicture providing a lensing effect for incident light of a single polarization, fabricating layered staictures of said devices including layering a pair of single polarization tunable liquid crystal lens layered staictures joined together after a 90 degree rotation and flip of one of said pair of tunable liquid crystal lens layered staictures on another wafer, a combined strip contact staicture including two pairs of vertically aligned strip contact areas.

17. A method as defined in claim 16, said testing further comprising providing incident light having one of a random polarization, a circular polarization and a linear polarization aligned with said single polarization of one of said tunable liquid crystal lens layered staictures in the pair.
18. A method as defined in claim 1, the method further comprising:

subjecting a liquid crystal device including said tunable active optical element having said first electrode layer for operating said liquid crystal device to incident light along an optical path of said device;

applying to said liquid crystal device an external electric field to produce a dipolar charge distribution within said first electrode layer, causing operation of said liquid crystal device; and

optically sensing an effect of said liquid crystal device operation on said incident light being tested.

19. A method as defined in claim 18, wherein said liquid crystal device is included in a multiple unit further including a plurality of such liquid crystal devices being tested in parallel.

20. A method as defined in claim 18 or 19, wherein said liquid crystal device is one of a tunable-focus liquid crystal lens and a liquid crystal display cell.

21. A method as defined in any of claims 18 to 20, wherein applying said external electric field includes applying a predetermined voltage value to at least one testing electrode disposed in a predetermined spatial relationship with said driving electrode to generate said external electric field.

22. A method as defined in any of claims 18 to 21, further comprising analyzing the sensed optical effect to identify any defective portion of said liquid crystal device.

23. A tunable active optical element as made employing the method of manufacture claimed in any of claims 1 to 22, said tunable active optical element defining an optical aperture and having a layered staicture, said element comprising:

a first film electrode formed on a surface of a first substrate and covered by a second substrate; and

a strip contact staicture filling a volume within said layered staicture and contacting said film electrode, said strip contact staicture being located outside of said optical aperture and providing an electrical connection surface much larger than a thickness of said film electrode,
said element having a peripheral edge surface with exposed layer edges of said layered
staicture, said strip contact staicture being located at or near an edge of said element.

24. An element as defined in claim 23 further comprising a second film electrode formed on a
third substrate other than said first substrate, said strip contact staicture including a first
contact area contacting said first film electrode and a second contact area contacting said
second film electrode.

25. An element as defined in claim 24, wherein said element is one of a parallelogram, a
rectangle and a square, said first and second contact areas of said contact staicture being
located on different sides of said element.

26. An element as defined in claim 25, wherein said first and second contact areas of said contact
staicture are located on one of adjacent and opposite sides of said element.

27. An element as defined in any of claims 23 to 26, wherein each contact area of said contact
staicture is formed by one of a strip of conductive material and a conductive metallic strip.

28. An element as defined in any of claims 23 to 27, said tunable active optical element further
comprising at least one electro-optical liquid crystal device; and said first and second film
electrodes comprise thin film transparent electrodes controlling an electric field for said
tunable active optical element.

29. An element as defined in any one of claims 23 to 28, said electro-optical liquid crystal device
further comprising a tunable liquid crystal lens.

30. An element as defined in any one of claims 23 to 29, said tunable liquid crystal lens further
comprising a layered staicture including at least one of a liquid crystal layer and a lens
staicture layer.

31. A tunable active optical element as made employing the method of manufacture claimed in
claim 16, said element further comprising a pair of external side contacts bonded to said at
least one of said peripheral edge surfaces, each side contact connecting together a respective pair of said vertically aligned contact areas.

32. An apparatus for testing operation of at least one electro-optical liquid crystal device having at least one driving electrode for operating said device, said apparatus comprising:

a light source for directing incident light toward said device substantially along an optical axis thereof;

an electrical arrangement for applying to said liquid crystal device an external electric field to produce a dipolar charge distribution within said electrode, causing operation of said liquid crystal device; and

an optical sensor responsive to an effect of said liquid crystal operation on said incident light.

33. The apparatus of claim 32, wherein said at least one electro-optical liquid crystal device is included in a multiple unit further including a plurality of such electro-optical devices being tested in parallel using said apparatus.

34. An apparatus according to claim 33, wherein said optical liquid crystal device is one of a tunable-focusing liquid crystal lens and a liquid crystal display cell.

35. An apparatus according to claim 33, further comprising a data processor for analyzing the sensor response to identify any defective portion of said liquid crystal device.

36. An apparatus according to claim 33, wherein said electrical arrangement includes at least one testing electrode connected to an electrical voltage source, said testing electrode being provided on a corresponding substrate.

37. An apparatus according to claim 36, wherein said testing electrode is substantially planar and made of an optically transparent material.

38. An apparatus according to claim 37, wherein each said substrate is made of an optically transparent material.
39. An apparatus according to any of claims 36 to 38, wherein said testing electrode is configured to be disposed in a predetermined spaced relationship with said driving electrode to generate said external electric field at a predetermined voltage value.

40. An apparatus according to claim 39, wherein said device has first and second opposed planar surfaces extending transversely with respect to said optical path, said incident light being directed through one of said first and second surfaces, and said optical effect being sensed from the other one of said surfaces.

41. An apparatus according to claim 39, wherein said device has first and second opposed planar surfaces extending transversely with respect to said optical path, said apparatus further comprising an optical reflecting layer disposed adjacent to one of said first and second surfaces, said incident light being directed through the other one of said surfaces, and said optical effect being sensed following reflection thereof on said layer from said adjacent surface through said other surface.

42. An apparatus according to claim 36, wherein said device has first and second driving electrodes disposed in a predetermined spatial relationship with one another, said electrical arrangement including first and second testing electrodes connected to an electrical voltage source.

43. An apparatus according to any of claims 36 to 38, wherein said first testing electrode is provided on a first substrate adapted to be disposed in a predetermined spaced relationship with said first driving electrode, a second testing electrode is provided on a second substrate adapted to be disposed in a predetermined spaced relationship with said second driving electrode, to generate said external electric field at a predetermined relative voltage value between said first and second driving electrodes.

44. An apparatus according to claim 43, wherein said device has first and second opposed planar surfaces extending transversely with respect to said optical path, said incident light being directed respectively through one of said first and second substrates and one of said first and second surfaces, and said optical effect being sensed from the other one of said surfaces through the other one of said substrates.
45. An apparatus according to claim 43, wherein said device has first and second opposed planar surfaces extending transversely with respect to said optical path, said apparatus further comprising an optical reflecting layer disposed adjacent to one of said first and second surfaces, said incident light being directed respectively through one of said first and second substrates and the other one of said surfaces, and said optical effect being sensed following reflection thereof on said layer from said adjacent surface through said other surface and said one of said first and second substrates.
Fig. 2a (Prior Art)

Fig. 2b (Prior Art)
Figure 6A

Figure 6B
Figure 6C

Figure 6D
Figure 7A

Figure 7B
Fig. 9
Figure 14A

Figure 14B
Fig. 15

ITO Coating
Figure 16A

Figure 16B
Figure 21A

Figure 21B
INTERNATIONAL SEARCH REPORT

International application No.
PCT/CA 10/001684

A. CLASSIFICATION OF SUBJECT MATTER
IPC: G02F 1/01 (2006.01) . G01M 11/02 (2006.01) . G02F 1/1335 (2006.01) . H01L 21/66 (2006.01)
According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED
Minimum documentation searched (classification system followed by classification symbols)
IPC (2006.01): G02F, G01M, H01L 21/66

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic database(s) consulted during the international search (name of database(s) and, where practicable, search terms used)
Databases: EPOQIIIE (Epdoc, English Full-Text and NPL, English Full-Text), Canadian Patent Database, Google, Google Patents & Books Keywords: test, device, wafer, liquid crystal, tunable, operational, optic*, electrode, operational, manufactur*, fabricat*, production, producing, electr*, contact, driv*, strip contact, light, lamp, optical sensor, polarization, substrate, array, cell, element, defect, fault*, fail*,

C. DOCUMENTS CONSIDERED TO BE RELEVANT

<table>
<thead>
<tr>
<th>Category*</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
</table>
*Abstract, section 3 "Characterization" and figures 2-5 * | 32-38 1-31, 39-45 |
*Abstract, "Performance Based Metrology Architecture" with Fig. 1, page 92* | 1 |

[X] Further documents are listed in the continuation of Box C.

[X] See patent family annex.

* Special categories of cited documents :
  "X" document defining the general state of the art which is not considered to be of particular relevance
  "E" earlier application or patent but published on or after the international filing date
  "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
  "O" document referring to an oral disclosure, use, exhibition or other means
  "P" document published prior to the international filing date but later than the priority date claimed

  "T" later document published after the international filing date or priority date and not in conflict with the application but cited/To understand the principle or theory underlying the invention
  "N" document of particular relevance, the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
  "Y" document of particular relevance, the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
  "E" document member of the same patent family

Date of the actual completion of the international search 22 February 2011 (22-02-2011)
Date of mailing of the international search report 24 February 2011 (24-02-2011)

Name and mailing address of the ISA/CA
Canadian Intellectual Property Office
Place du Portage 1, CI 14 - 1st Floor, Box PCT
50 Victoria Street
Gatineau, Quebec K1A 0C9
Facsimile No.: 001-819-953-2476

Authorized officer
Tatjana Kremer (8 19) 934-03-12

Form PCT/ISA/210 (second sheet) (July 2009) Page 3 of 5
**INTERNATIONAL SEARCH REPORT**

**Box No. II Observations where certain claims were found unsearchable (Continuation of item 2 of the first sheet)**

This international search report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:

1. [ ] Claim Nos.: because they relate to subject matter not required to be searched by this Authority, namely:

2. [ ] Claim Nos.: because they relate to parts of the international application that do not comply with the prescribed requirements to such an extent that no meaningful international search can be carried out, specifically:

3. [ ] Claim Nos.: because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).

**Box No. III Observations where unity of invention is lacking (Continuation of item 3 of first sheet)**

This International Searching Authority found multiple inventions in this international application, as follows:

The claims are directed to a plurality of inventive concepts as follows:

Group A - Claims 1-31 are directed to a method of manufacturing on a wafer an array of cells, each cell including a tunable active optical element, the method comprising driving said elements while on said wafer to perform a test of said element during wafer fabrication to determine operability;

Group B - Claims 32-45 are directed to an apparatus for testing operation of at least one electro-optical liquid crystal device, the apparatus comprising: a light source, an electrical arrangement for applying to said liquid crystal device an external electric field, and an optical sensor.

1. [ ] As all required additional search fees were timely paid by the applicant, this international search report covers all searchable claims.

2. [X] As all searchable claims could be searched without effort justifying additional fees, this Authority did not invite payment of additional fees.

3. [ ] As only some of the required additional search fees were timely paid by the applicant, this international search report covers only those claims for which fees were paid, specifically claim Nos.: 

4. [ ] No required additional search fees were timely paid by the applicant. Consequently, this international search report is restricted to the invention first mentioned in the claims; it is covered by claim Nos.: 

**Remark on Protest**

[ ] The additional search fees were accompanied by the applicant's protest and, where applicable, the payment of a protest fee.

[ ] The additional search fees were accompanied by the applicant's protest but the applicable protest fee was not paid within the time limit specified in the invitation.

[ ] No protest accompanied the payment of additional search fees.
<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>WO2007098602 A1 (GALSTIAN et al.) 7 September 2007 (07-09-2007) * entire document *</td>
<td></td>
</tr>
<tr>
<td>Patent Document Cited in Search Report</td>
<td>Publication Date</td>
<td>Patent Family Member(s)</td>
</tr>
<tr>
<td>----------------------------------------</td>
<td>------------------</td>
<td>-------------------------</td>
</tr>
<tr>
<td></td>
<td></td>
<td>JP20045 17346T</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US2004105048A1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>CA2644024A1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>CN101395523A</td>
</tr>
<tr>
<td></td>
<td></td>
<td>CN101395523B</td>
</tr>
<tr>
<td></td>
<td></td>
<td>JP2009528558T</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RU2008139283A</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US2007229754A1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US7859640B2</td>
</tr>
<tr>
<td>US20092 13321A1</td>
<td>27 August 2009 (27-08-2009)</td>
<td>None</td>
</tr>
<tr>
<td>US2010007807A1</td>
<td>14 January-2010 (14-01-2010)</td>
<td>None</td>
</tr>
<tr>
<td>US20093 16097A1</td>
<td>24 December 2009 (24-12-2009)</td>
<td>None</td>
</tr>
<tr>
<td></td>
<td></td>
<td>WO2009153764A3</td>
</tr>
</tbody>
</table>