



(22) Date de dépôt/Filing Date: 1996/08/29

(41) Mise à la disp. pub./Open to Public Insp.: 1997/03/15

(45) Date de délivrance/Issue Date: 2007/11/20

(30) Priorité/Priority: 1995/09/14 (US528,370)

(51) Cl.Int./Int.Cl. *H04L 27/22* (2006.01),
H03M 13/25 (2006.01), *H04N 7/64* (2006.01)


(72) Inventeurs/Inventors:
RAMASWAMY, KUMAR, US;
STEWART, JOHN SIDNEY, US

(73) Propriétaire/Owner:
THOMSON CONSUMER ELECTRONICS, INC., US

(74) Agent: CRAIG WILSON AND COMPANY

(54) Titre : DEMAPPER DE DECODEUR CONVOLUTIF DE CODES EN TREILLIS PRAGMATIQUES POUR
RECEPTEUR MULTICANAL DE DONNEES DE TELEVISION NUMERIQUE COMPRIEES TRANSMISES PAR
SATELLITE, PAR LIAISON TERRESTRE ET PAR CABLE

(54) Title: TRELLIS DEMAPPER OF A CONVOLUTIONAL DECODER FOR DECODING PRAGMATIC TRELLIS CODES
SUITABLE FOR USE IN A MULTI-CHANNEL RECEIVER OF SATELLITE, TERRESTRIAL AND CABLE
TRANSMITTED FEC COMPRESSED DIGITAL TELEVISION DATA



1212

(57) Abrégé/Abstract:

The trellis demapper, which is capable of demapping 8-PSK and 16, 32, 64, 128 and 256 QAM trellis codes, comprises respective I-channel, Q-channel and remapper RAMs, an 8-PSK demapper logic means and a MUX selects. Each of the RAMs includes a

(57) **Abrégé(suite)/Abstract(continued):**

lookup table is selectively programmed for each of the QAM codes. The I-channel RAM and the Q-channel RAM, each of which has a storage capacity of 768 bits, directly forwards their respective outputs through the MUX selects as the trellis demapper output in response to a QAM trellis code which is an even power of 2 (i.e., 16, 64 or 256) being selected. In response to a QAM trellis code which is an odd power of 2 (i.e., 32 or 128) being selected, the respective outputs of the I-channel RAM and the Q-channel RAM are applied as inputs to the remapper RAM, which has a storage capacity of 320 bits, and the output of the remapper RAM is forwarded through the MUX selects as the trellis demapper output. In response to an 8-PSK trellis code being selected, the output of the 8-PSK demapper logic means is forwarded through the MUX selects as the trellis demapper output. This configuration is structurally efficient and requires minimum storage requirements compared to a trellis code demapper employing ROM storage for the 16, 32, 64, 128 and 256 QAM and 8-PSK trellis codes.

ABSTRACT OF THE DISCLOSURE

The trellis demapper, which is capable of demapping 8-PSK and 16, 32, 64, 128 and 256 QAM trellis codes, comprises respective I-channel, Q-channel and remapper RAMs, an 8-PSK demapper logic means and a MUX selects. Each of the RAMs includes a lookup table is selectively programmed for each of the QAM codes. The I-channel RAM and the Q-channel RAM, each of which has a storage capacity of 768 bits, directly forwards their respective outputs through the MUX selects as the trellis demapper output in response to a QAM trellis code which is an even power of 2 (i.e., 16, 64 or 256) being selected. In response to a QAM trellis code which is an odd power of 2 (i.e., 32 or 128) being selected, the respective outputs of the I-channel RAM and the Q-channel RAM are applied as inputs to the remapper RAM, which has a storage capacity of 320 bits, and the output of the remapper RAM is forwarded through the MUX selects as the trellis demapper output. In response to an 8-PSK trellis code being selected, the output of the 8-PSK demapper logic means is forwarded through the MUX selects as the trellis demapper output. This configuration is structurally efficient and requires minimum storage requirements compared to a trellis code demapper employing ROM storage for the 16, 32, 64, 128 and 256 QAM and 8-PSK trellis codes.

