




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

<p>(51) International Patent Classification ⁶ : H03H 17/00</p>	<p>A2</p>	<p>(11) International Publication Number: WO 98/19396 (43) International Publication Date: 7 May 1998 (07.05.98)</p>
<p>(21) International Application Number: PCT/IB97/01166 (22) International Filing Date: 26 September 1997 (26.09.97) (30) Priority Data: 96203035.9 31 October 1996 (31.10.96) EP (34) Countries for which the regional or international application was filed: NL et al. (71) Applicant: PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL). (71) Applicant (for SE only): PHILIPS NORDEN AB [SE/SE]; Kottbygatan 7, Kista, S-164 85 Stockholm (SE). (72) Inventors: VAN DALFSEN, Age, Jochem; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). STESSEN, Jeroen, Hubert, J., C.; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). JANSSEN, Johannes, Gerardus, Wilhelmina, Maria; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). (74) Agent: STEENBEEK, Leonardus, J.; Internationaal Octrooibureau B.V., P.O. Box 220, NL-5600 AE Eindhoven (NL).</p>		<p>(81) Designated States: JP, KR, European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE). Published <i>Without international search report and to be republished upon receipt of that report.</i></p>

(54) Title: SAMPLE RATE CONVERSION



(57) Abstract
A filter device for changing a sample rate of a discrete representation, e.g. to change a size of an image signal (I), comprises a plurality of multipliers (Mi), summing circuitry (Ai) coupled to outputs of the multipliers (Mi), and a plurality of delay cells (Di) arranged for repeatedly supplying identical values to corresponding ones of the multipliers (Mi) during a number of times corresponding to an expansion ratio by which the discrete representation (I) is to be expanded, or for, in cooperation with the summing circuitry (Ai, Ai'), accumulating output values from the multipliers (Mi) during a number of times corresponding to a compression ratio by which the discrete representation (I) is to be compressed.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece			TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	NZ	New Zealand		
CM	Cameroon			PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

Sample rate conversion.

The invention relates to a filter device for changing a sample rate of a discrete representation, e.g. to change a size of an image signal, and to an image display apparatus comprising such a filter device.

5

With the advent of computer technology in the consumer electronics area by means of e.g. internet, games and video conferencing, it is likely that the display technologies of television and computers are going to merge. As a result of this emerging trend, the desire for improved quality in TV images will increase, because the spatial
10 resolution of PC-based synthetic images outperforms those of natural video scenery. Furthermore, in these state-of-the-art consumer electronics products, a need for high quality image scalers arises. Until now, sampling rate converters were more or less dedicated and optimized to perform one function, e.g. size conversion for Picture In Picture. This leads to products in which sampling rate converters, tuned for different applications, are scattered.
15 We foresee a need for a more flexible high quality scaler that can be used for a range of functions, not only to allow new advanced scaling features, but also to be able to handle different picture formats and display types. One could think of PIP, split-screen, multi-window features, high quality size conversion of graphics and video, and size adaptation for LCD or plasma displays.

20

US-A-5,383,145 discloses direct type and inverted type digital FIR filters. When such FIR filters are used for compression, i.e. for decreasing the size of an image signal, too many samples are obtained as such a FIR filter calculates one output sample for each input sample. This means that at the output, some of the output samples have to be discarded, which implies a waste of calculation resources used to obtain these discarded
25 samples. Moreover, there is no indication as to how an expansion is to be effectuated.

It is, *inter alia*, an object of the invention to provide an improved sample rate conversion. To this end, a first aspect of the invention provides a filter device as defined

in claim 1. A second aspect of the invention provides an image display apparatus comprising such a filter device. Advantageous embodiments are defined in the dependent claims.

A filter device for changing a sample rate of a discrete representation, e.g. to change a size of an image signal, in accordance with a primary aspect of the invention comprises a plurality of multipliers, summing circuitry coupled to outputs of the multipliers, and a plurality of delay cells arranged for repeatedly supplying identical values to corresponding ones of the multipliers during a number of times corresponding to an expansion ratio by which the discrete representation is to be expanded, or for, in cooperation with the summing circuitry, accumulating output values from the multipliers during a number of times corresponding to a compression ratio by which the discrete representation is to be compressed. Herein, expansion is synonymous to up-sampling, and compression is synonymous to down-sampling. While in this specification, the sample rate conversion filter device of the present invention is elucidated by means of the example of an image size changer, other discrete representations like digital or time-discrete sound, and designs of character fonts, textiles or wallpaper patterns are by no means excluded.

By means of the filter device in accordance with the present invention, no input samples are skipped in the case of a compression, as the circuit processes all input samples which are presented. Reversely, in the case of an expansion, the delay cells repeatedly furnish samples to the multipliers, thereby generating the basis for obtaining additional output samples. The invention encompasses filter devices which are only suitable for compression, filter devices which are only suitable for expansion, as well as reconfigurable filter devices which are suitable for both compression and expansion.

These and other aspects of the invention will be apparent from and elucidated with reference to the embodiments described hereinafter.

25

In the drawings:

Fig. 1 shows an embodiment of an expansion filter in accordance with the present invention;

Fig. 2 shows an embodiment of a compression filter in accordance with the present invention; and

Fig. 3 shows an embodiment of an image display device comprising a filter device in accordance with the present invention which is suitable for both compression and expansion.

Fig. 1 shows an embodiment of an expansion filter in accordance with the present invention and illustrates how the normal (polyphase) FIR filter structure is modified to allow for expansion. In case of expansion, there are more output samples than there are
5 input samples.

In Fig. 1, an input signal I is applied to a first delay unit (S0, D0) which comprises a switch S0 and a delay cell D0. The switch S0 applies either the input signal I or an output signal of the delay cell D0, to the delay cell D0. The switch S0 is controlled by a hold signal H. The delay cell D0 imposes a delay of one sampling period T_s . Obviously,
10 other implementations of the delay unit (S0, D0) are possible as well: a delay cell with a write-enable input receiving the hold signal H would do. A cascade connection of delay units (S1, D1), (S2, D2), and (S3, D3), each having a similar construction as the delay unit (S0, D0), is connected to the output of the delay cell D0. Multipliers M0, M1, M2, and M3 multiply the output signals of the delay cells D0, D1, D2, and D3, respectively, by (variable)
15 coefficients C0, C1, C2, and C3, respectively. With variable coefficients C0-C3, a polyphase filter is obtained. Adders A1, A2, and A3 sum the outputs of the multipliers M0, M1, M2, and M3, to furnish an output signal O.

For effectuating an expansion ratio of e.g. 1:4, the hold signal puts the switches S_i in the state shown during a first sampling period, and then in the state not shown
20 for the following three successive sampling periods. This means that each input sample is supplied four times by the delay cells D_i . Preferably, the filter device is a polyphase filter, in which the coefficients C_i are different for each sampling period T_s .

Sometimes, only the fractional part of the delay changes. In that case, the delay units (S_i , D_i) do not shift, only the coefficients C_i of the filter are changed. A new
25 output sample will be calculated from the same input sample data set (same integer delay). Infinite expansion is permitted, without any special measures.

Fig. 2 shows an embodiment of a compression filter in accordance with the present invention. In case of compression, there are (far) fewer output samples than there
30 are input samples. This is downsampling or decimation. According to the sampling theorem, the bandwidth of the interpolation filter must be reduced to fit the lowest of the two sample rates, in this case the output sample rate. Unfortunately, in a conventional FIR filter implementation, the filter is constant, i.e. it is related to the input side (where the sample rate is constant). Compression or downsampling means losing samples, thus losing

information, and thus aliasing. With a conventional FIR filter interpolator, a low-pass pre-filter ("anti-aliasing filter") is required to fulfil the sampling theorem requirement. As the compression rate is increased, the pre-filter bandwidth must be decreased. This makes it very awkward to apply the conventional FIR filter interpolator implementation for variable
5 compression like e.g. geometry correction. A variable compression rate requires a variable pre-filter. Another solution is needed.

In accordance with an aspect of the present invention, input and output are reversed to make the filter device an "input-driven" interpolator: for every input sample one calculation is performed and the result is distributed (accumulated) over a set of output
10 samples. In case of compression, every input sample gets processed, so no information is ever lost! Not much aliasing will result from compression. Fig. 2 illustrates how the inverted FIR filter structure must be modified to allow for good compression.

In Fig. 2, an input signal I' is applied to multipliers $M3'$, $M2'$, $M1'$, and $M0'$ for multiplication by respective factors $C3'$, $C2'$, $C1'$, and $C0'$. Outputs of the
15 multipliers $M3'$, $M1'$, and $M0'$ are coupled to accumulator units ($S3'$, $A3'$, $D3'$), ($S1'$, $A1'$, $D1'$), and ($S0'$, $A0'$, $D0'$). Each accumulator unit (S_i' , A_i' , D_i') comprises a switch S_i' , an adder A_i' , and a delay cell D_i' . The switch S_i' applies either an output signal of the previous accumulator unit (for switch $S3'$: a zero value) or an output signal of the delay cell D_i' , to the adder A_i' . The adder A_i' adds the signal received from the switch S_i' to the output of the
20 multiplier M_i' , and applies the sum to the delay cell D_i' . The last delay cell $D0'$ furnishes the output signal O' of the filter device of Fig. 2. The switches S_i' are controlled by a hold signal H' . For a compression ratio of e.g. 4:1, the hold signal H' keeps the switches S_i' in the state shown for one sample period T_s , and in the state not shown for the following three successive sampling periods.

25 Sometimes, only the fractional part of the delay changes. In that case, the delay cells D_i' do not shift, only the coefficients C_i of the filter are changed. A new input sample will be used to calculate its contribution to the same output sample data set (same integer delay). This output is accumulated with the other contents of the delay cells. Only when the integer part of the delay (or destination address) changes, then the storage elements
30 shift the data out (one at a time).

Essentially, the calculation rate must be coupled to the side (input or output) with the highest sample rate (for compression: the input) and the filter bandwidth must be coupled to the side with the lowest sample rate (for compression: the output). This is the exact purpose of the reversal of input and output. Very high compression rates can be

achieved without pre-filtering.

Fig. 3 shows an embodiment of an image display device comprising a filter device in accordance with the present invention which is suitable for both compression and expansion. Basically, Fig. 3 is a combination of Figs. 1 and 2, suitable for both compression and expansion. The input signal I is applied to a cascade connection of delay units (S0, D0) .. (S5, D5) as in Fig. 1. Outputs of the delay cells Di are applied to multipliers M0 .. M5 thru selectors SEL-0 .. SEL-5. The multipliers Mi multiply by variable coefficients C0 .. C5 selected from coefficient arrays or obtained from a function generator (not shown); there are preferably 64 different coefficients in each array, which coefficients are selected by means of a phase signal Ph. Outputs of the multipliers M0 .. M5 are summed by adders A1 .. A5 to obtain a result which is applied to a first input of an output selector SEL-out.

The input signal I is also applied to second inputs of the selectors SEL-0 .. SEL-5 thru a scaler SC. The outputs of the multipliers Mi are also applied to accumulation units (Si', Ai', Di') as in Fig. 2. The output of the delay cell D0' is applied to a second input of the output selector SEL-out.

When the input signal I is to be expanded, the selectors SEL-i pass the outputs of the delay cells Di to the multipliers Mi, as in Fig. 1, and the output selector SEL-out selects its first input signal, i.e. the output of the adder A5. When the input signal I is to be compressed, the selectors SEL-i pass the output of the scaler SC directly to the multipliers Mi, as in Fig. 2, and the output selector SEL-out selects its second input signal, i.e. the output of the delay cell D0'.

The filter device of Fig. 3 further comprises a control, initialization and mode select unit CTRL which determines a mode signal (compression / expansion) M and filter coefficients Fc on the basis of received input parameters IP. A calculation unit CALC determines a zoom factor, the coefficient phase signal Ph, and the hold signal H which determines the states of the switches Si, Si', from data received from the control unit CTRL. The calculation unit CALC also controls a clip and round circuit which furnishes the output signal of the filter device on the basis of the output signal of the output selector SEL-out. The output signal O is displayed on a display unit DU.

Preferably, only one set of delay cells is used for the delay cells Di and Di' by means of appropriate switching.

It should be noted that the above-mentioned embodiments illustrate rather than limit the invention, and that those skilled in the art will be able to design many alternative embodiments without departing from the scope of the appended claims. A vertical expansion or compression is achieved if the delay imposed by the delay cells equals a line
5 period of the image signal. In the claims, any reference signs placed between parentheses shall not be construed as limiting the claim. The invention can be implemented by means of hardware comprising several distinct elements, and by means of a suitably programmed computer.

Claims:

1. A filter device for changing a sample rate of a discrete representation (I), the filter device comprising:
 - a plurality of multipliers (M_i, M_i');
 - summing means (A_i, A_i') coupled to outputs of said plurality of
 - 5 multipliers (M_i, M_i'); and
 - a plurality of delay cells (D_i, D_i') arranged for repeatedly supplying identical values to corresponding ones of said multipliers (M_i) during a number of times corresponding to an expansion ratio by which said discrete representation (I) is to be expanded, or for, in cooperation with the summing means (A_i, A_i'), accumulating output
 - 10 values from said multipliers (M_i') during a number of times corresponding to a compression ratio by which said discrete representation (I) is to be compressed.
2. A filter device as claimed in claim 1, wherein said multipliers (M_i) are arranged for multiplying values applied to said multipliers (M_i) by successive ones of a plurality of coefficients (C_i).
- 15 3. A filter device as claimed in claim 1, comprising a first set of delay cells (D_i) coupled to inputs of corresponding ones of said multipliers (M_i) in an expansion mode of said filter device, and a second set of delay cells (D_i') coupled to outputs of corresponding ones of said multipliers (M_i) in a compression mode of said filter device.
4. An image display apparatus, comprising:
 - 20 a filter device (D_i, M_i, A_i) as claimed in claim 1 for furnishing a compressed or expanded image signal (O), where said discrete representation is a sampled input image signal (I); and
 - a display device (DU) for displaying said compressed or expanded image signal (O).

1/1




FIG. 1




FIG. 2




FIG. 3