## (19) World Intellectual Property Organization

International Bureau



# 

#### (43) International Publication Date 27 July 2006 (27.07.2006)

**PCT** 

#### (10) International Publication Number WO 2006/078740 A2

(51) International Patent Classification: H01L 29/78 (2006.01) H01L 21/8238 (2006.01)

(21) International Application Number:

PCT/US2006/001768

(22) International Filing Date: 19 January 2006 (19.01.2006)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:

19 January 2005 (19.01.2005) US 10/905,745

(71) Applicant (for all designated States except US): INTER-NATIONAL BUSINESS MACHINES CORPORA-TION [US/US]; New Orchard Road, Armonk, New York 10504 (US).

(72) Inventors; and

- (75) Inventors/Applicants (for US only): CHEN, Xiangdong [CN/US]; 39 Bush Creek Lane, Poughquag, New York 12570 (US). YANG, Haining, S. [CN/US]; 36 Robinson Lane, Wappingers Falls, New York 12590 (US).
- (74) Agent: ABATE, Joseph, P.; International Business Machines Corporation, Dept. 18G, Building 321/482, 2070 Route 52, Hopewell Junction, New York 12533 (US).


- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, LY, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

#### **Published:**

without international search report and to be republished upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: STRUCTURE AND METHOD TO OPTIMIZE STRAIN IN CMOSFETS



(57) Abstract: A semiconductor structure of strained MOSFETs, comprising both PMOSFETs and NMOSFETS, and a method for fabricating strained MOSFETs are disclosed that optimize strain in the MOSFETs, and more particularly maximize the strain in one kind (P or N) of MOSFET and minimize and relax the strain in another kind (N or P) of MOSFET, A strain inducing CA nitride coating having an original full thickness is formed over both the PMOSFETs and the NMOSFETs, wherein the strain inducing coating produces an optimized full strain in one kind of semiconductor device and degrades the performance of the other kind of semiconductor device. The strain inducing CA nitride coating is etched to a reduced thickness over the other kind of semiconductor devices, wherein the reduced thickness of the strain inducing coating relaxes and produces less strain in the other MOSFETs.



#### STRUCTURE AND METHOD TO OPTIMIZE STRAIN IN CMOSFETs

#### **BACKGROUND OF THE INVENTION**

#### 1. Field of the Invention

The present invention relates generally to a semiconductor structure of strained complementary metal oxide semiconductor field effect transistors (CMOSFETs), and a method for fabricating strained MOSFETs that optimizes strain in the MOSFETs, and more particularly pertains to a structure and method that maximizes the strain in one type/kind (N or P) of MOSFET and minimizes and relaxes the strain in another type/kind (P or N) of MOSFET.

Process induced strain has attracted a great deal of attention recently because the strain can enhance the carrier mobility in the channel of a MOSFET. Contact barrier (CA) nitride stress engineering is especially effective in transferring strain into the channel of a MOSFET. Moreover, the process is compatible with and can be easily implemented in the current manufacturing process. The strain in the channel of a MOSFET is proportional to the thickness of the contact barrier (CA) nitride, with a thicker CA nitride causing higher stress in the channel of the MOSFET. Either compressive CA nitride or tensile CA nitride can improve the performance of one kind of MOSFET and degrade the performance of another kind of MOSFET. More specifically, compressive CA nitride improves the performance of PMOSFETs while it degrades the performance of NMOSFETs, and tensile CA nitride improves the performance of NMOSFETs while it degrades the performance of PMOSFETs. The compressive nitride film or tensile nitride film can be selectively deposited by changing the power of the plasma deposition, as is known in the art.

Masked (blocked PFET or blocked NFET) Ge or As implants have been implemented to relax the stress in one kind (N or P) of MOSFET to reduce the degradation while

maintaining the strain in another kind (P or N) of MOSFET. A thick CA nitride can cause higher stress in the channel of one kind (N or P) of MOSFET. However, a thick CA nitride makes it harder to relax the stress with Ge or As implants to improve the performance of the other kind (P or N) MOSFET.

#### SUMMARY OF THE INVENTION

The present invention provides a structure and method to optimize strain in semiconductor devices such as CMOSFETs and has broad applicability to semiconductor devices in general. The subject invention provides a strained semiconductor structure comprising both PMOSFETs and NMOSFETS, and a method for fabricating strained MOSFETs that maximizes the strain in one type/kind (P or N) of MOSFET and minimizes and relaxes the strain in another type/kind (N or P) of MOSFET.

A strain inducing CA nitride coating having an original full thickness is formed over one of the PMOSFET and the NMOSFET, wherein the strain inducing coating produces an optimized full strain in the one semiconductor device. A strain inducing CA nitride coating having an etched reduced thickness, less than the full thickness, is formed over the other of the PMOSFET and the NMOSFET, wherein the reduced thickness of the strain inducing coating relaxes and produces less strain in the other MOSFET.

#### **BRIEF DESCRIPTION OF THE DRAWINGS**

The foregoing objects and advantages of the present invention for structure and method to optimize strain in MOSFETs may be more readily understood by one skilled in the art with reference being had to the following detailed description of several embodiments thereof, taken in conjunction with the accompanying drawings wherein like elements are designated by identical reference numerals throughout the several views, and in which:

Figure 1 illustrates a MOSFET structure having a greater thickness of CA compressive nitride on a PMOSFET that maximizes the strain in the PMOSFET and a lesser thickness of CA compressive nitride on an NMOSFET that minimizes and relaxes the strain in the NMOSFET.

Figure 2 illustrates a MOSFET structure having a greater thickness of CA tensile nitride on an NMOSFET that maximizes the strain in the NMOSFET and a lesser thickness of CA tensile nitride on a PMOSFET that minimizes and relaxes the strain in the PMOSFET.

### DETAILED DESCRIPTION OF THE INVENTION

The present invention provides a MOSFET structure with different thicknesses of contact barrier (CA) nitride on NMOSFETs and PMOSFETs that maximizes the strain in one type/kind (P or N) of MOSFET and minimizes and relaxes the strain in another type/kind (Nor P) of MOSFET.

Figure 1 illustrates first and second exemplary embodiments of the present invention on a semiconductor wafer having both PMOSFETs 30 and NMOSFETs 32 separated by isolation regions 34. In the first and second exemplary embodiments of the present invention, compressive CA nitride is used to maximize the strain in the PMOSFETs 30 and minimize and relax the strain in the NMOSFETs 32.

In summary, after deposition of a thick (700-1000A) compressive CA nitride 36 on both the PMOSFETs 30 and the NMOSFETs 32, the wafer is patterned with photoresist such that the PMOSFETs 30 are covered by photoresist and the NMOSFETs 32 are exposed and not covered by photoresist. The CA nitride at the NMOSFETs 32 is etched thinner at 38 to (300-500A), while the photoresist protects the PMOSFETs 30 from the etch. Therefore, the thinner CA nitride 38 at the NMOSFETs 32 results in less compressive strain at the NMOSFETs 32 than at the PMOSFETs 30, and the NMOSFETs 32 degradation is reduced.

Figure 1 also illustrates that a Ge or As implant 40 can be applied to further relax the strain and improve the NMOSFETs 32 performance.

In a first step, a thick (700-1000A) layer of compressive CA nitride 36 is deposited on both the PMOSFETs 30 and the NMOSFETs 32 on a wafer.

A blanket layer of photoresist is then deposited over the wafer, and the photoresist is then patterned by using a mask such that the PMOSFETs 30 are covered by photoresist while the NMOSFETs 32 remain exposed and are not covered by the photoresist.

The CA nitride at the NMOSFETs 32 is then etched thinner to (300-500A) at 38, while the photoresist protects the CA nitride at the PMOSFETs 30 from the etch such that the CA nitride 36 on top of the PMOSFETs 30 remains at the full deposited thickness. Therefore, the thinner CA nitride at 38 on top of the NMOSFETs 32 results in less compressive strain at the NMOSFETs 32 than at the PMOSFETs 30, and the degradation of the NMOSFETs 32 caused by the compressive CA nitride is reduced.

The first embodiment of the present invention is completed with the completion of the above steps. Figure 1 also illustrates a second embodiment wherein, after completion of the above steps, the NMOSFETs 32 degradation is further reduced by implanting at 40 Ge or As into the NMOSFETs 32. The implant 40 is performed while the PMOSFETs 30 are blocked with a mask, (indicated in the drawing by + B (block) P (PFETs) Ge/As implant 40), which can be the same mask used to pattern the photoresist, to further relax the strain and improve the performance of the NMOSFETs 32.

Figure 2 illustrates third and fourth exemplary embodiments of the present invention which show that the same structure and method of Figure 1 can be applied to tensile CA nitride. In summary, after deposition of a thick (700-1000A) tensile CA nitride 42 on both the NMOSFETs 32 and the PMOSFETs 30, the wafer is patterned with photoresist such that the NMOSFETs 32 are covered by photoresist while the PMOSFETs 30 are exposed and not

covered by photoresist. The CA nitride at the PMOSFETs 30 is etched thinner at 44 to (300-500A), while the photoresist protects the NMOSFETs 32 from the etch. Therefore, the thinner CA nitride 44 at the PMOSFETs 30 results in less compressive strain at the PMOSFETs 30 than at the NMOSFETs 32, and the PMOSFETs 30 degradation is reduced. Figure 2 also illustrates at 46 that a Ge or As implant can be applied to further relax the strain and improve the PMOSFETs 30 performance.

In a first step a thick (700-1000A) layer of tensile CA nitride 42 is deposited on both the PMOSFETs 30 and the NMOSFETs 32 on the wafer.

The wafer is then patterned with photoresist by using a mask such that the NMOSFETs 32 are covered by photoresist and the PMOSFETs 30 remain exposed and are not covered by photoresist.

The CA nitride at the PMOSFETs 30 is then etched thinner to (300-500A) at 44, while the photoresist protects the CA nitride 42 at the NMOSFETs 34 from the etch such that the CA nitride remains at the full original thickness. Therefore, the thinner CA nitride 44 at the PMOSFETs 30 results in less tensile strain at the PMOSFETs 30 than at the NMOSFETs 32, and the degradation of the PMOSFETs 30 caused by the tensile CA nitride is reduced.

The third embodiment of the present invention is completed with the completion of the above steps. Figure 2 also illustrates a fourth embodiment wherein, after completion of the above steps, the PMOSFETs 30 degradation is further reduced by implanting at 46 Ge or As into the PMOSFETs 30. The implant 46 is performed while the NMOSFETs 32 are blocked with a mask (indicated in the drawing by + B (block) N (NFETs) Ge/As implant), which can be the same mask used to pattern the photoresist, to further relax the strain and improve the performance of the PMOSFETs 30.

The process conditions for the implant to relax the strain in the nitride film can be: As or GE

Dose: 5e14 to 2e15 Energy: 20K to 50K

The exact implant conditions depend upon the film thickness, and the stress in the film.

The compressive nitride film or tensile nitride film can be selectively deposited by changing the power of the plasma deposition, as is known in the art.

In alternative embodiments, other stress materials can be used in the present invention instead of the nitride film, but the nitride film has an advantage in conformity. The stress inducing film of the present invention can comprise a nitride, preferably Si<sub>3</sub>N<sub>4</sub>, or alternatively TiN, an oxide, a doped oxide such as boron phosphate silicate glass, Al<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub>, ZrO<sub>2</sub>, HfSiO, and other dielectric materials that are common to semiconductor processing or any combination thereof. The stress inducing film can have a thickness ranging from about 10 nm to about 100 nm. The stress inducing film provides a compressive stress in the device channel to improve pFET performance or provides a tensile stress in the device channel to improve nFET performance.

The drawings show an IC structure 10 having two MOSFET device regions formed atop a single semiconductor substrate. Although illustration is made to such an embodiment, the present invention is not limited to the formation of any specific number of MOSFET devices on the surface of the semiconductor structure.

In a more detailed explanation of the fabrication process, the IC structure 10 includes a semiconductor substrate 12, source/drain regions 14 located within the semiconductor substrate 12, and two left and right gate regions 16L and 16R which are located on the surface of the semiconductor substrate 12. Each gate region 16L and 16R includes a gate dielectric 18, a polySi conductor 20, a dielectric cap 22, a dielectric liner 23, spacers 24 and source/drain regions 14 located within the semiconductor substrate 12.

The semiconductor substrate 12 of structure 10 can comprise any semiconducting material including, but not limited to: Si, Ge, SiGe, SiGe, SiGeC, Ga, GaAs, InAs, InP and all other III/V compound semiconductors. Semiconductor substrate 12 may also comprise an organic semiconductor or a layered semiconductor such as Si/SiGe, a silicon-on-insulator (SOI) or a SiGe-on-insulator (SGOI). In some embodiments of the present invention, it is preferred that the semiconductor substrate 12 be composed of a Si-containing semiconductor material, i.e., a semiconductor material that includes silicon. The semiconductor substrate 12 may be doped, undoped or contain doped and undoped regions therein.

The semiconductor substrate 12 may also include a first doped (n- or p-) region, and a second doped (n- or p-) region. These doped regions are known as "wells". The first doped region and the second doped region may be the same, or they may have different conductivities and /or doping concentrations.

Trench isolation regions 34 are typically already formed in the semiconductor substrate at this point of the present invention utilizing conventional processes well known to those skilled in the art. The trench isolation regions are located to the left and right peripheries of the region shown in the drawings of the present invention as well as between the two gate regions as depicted.

A gate dielectric 18 is formed on the entire surface of the structure 10 including the semiconductor substrate 12 and atop the isolation region, if it is present and if it is a deposited dielectric. The gate dielectric 18 can be formed by a thermal growing process such as, for example, oxidation, nitridation or oxynitridation. Alternatively, the gate dielectric 18 can be formed by a deposition process such as, for example, chemical vapor deposition (CVD), plasma-assisted CVD, atomic layer deposition (ALD), evaporation, reactive sputtering, chemical solution deposition and other like deposition processes. The gate dielectric 18 may also be formed utilizing any combination of the above processes.

The gate dielectric 18 is comprised of an insulating material including, but not limited to: an oxide, nitride, oxynitride and/or silicate including metal silicates and nitrided metal silicates. In one embodiment, it is preferred that the gate dielectric 18 is comprised of an oxide such as, for example, SiO<sub>2</sub>, HfO<sub>2</sub>, ZrO<sub>2</sub>, Al<sub>2</sub>O<sub>3</sub>, TiO<sub>2</sub>, La<sub>2</sub>O<sub>3</sub>, SrTiO<sub>3</sub>, LaAlO<sub>3</sub>, and mixtures thereof.

The physical thickness of the gate dielectric 18 may vary, but typically, the gate dielectric 18 has a thickness from about 0.5 to about 10 nm, with a thickness from about 0.5 to about 3 nm being more typical.

After forming the gate dielectric 18, a blanket layer of polysilicon (i.e., polySi) which becomes the polySi gate conductor 20 shown in the drawings is formed on the gate dielectric 18 utilizing a known deposition process such as, for example, physical vapor deposition, CVD or evaporation. The blanket layer of polysilicon may be doped or undoped. If doped, an in-situ doping deposition process may be employed in forming the same. Alternatively, a doped polySi layer can be formed by deposition, ion implantation and annealing. The doping of the polySi layer will shift the workfunction of the silicided metal gate formed. Illustrative examples of dopant ions include As, P, B, Sb, Bi, In, Al, Ga, Tl or mixtures thereof. Typical doses for the ion implants are 1E14 (=1x10<sup>14</sup>) to 1E16 (=1x10<sup>16</sup>) atoms/cm<sup>2</sup> or more typically 1E15 to 5E15 atoms/cm<sup>2</sup>. The thickness, i.e., height, of the polysilicon layer deposited at this point of the present invention may vary depending on the deposition process employed. Typically, the polysilicon layer has a vertical thickness from about 20 to about 180 nm, with a thickness from about 40 to about 150 nm being more typical.

After deposition of the blanket layer of polysilicon, a dielectric cap 22 is formed atop the blanket layer of polysilicon gate conductor 20 utilizing a deposition process such as, for example, physical vapor deposition or chemical vapor deposition. The dielectric cap 22 may be an oxide, nitride, oxynitride or any combination thereof. The dielectric cap 22 can be comprised of a different dielectric material than spacer 24 to be defined in detail herein

below. In one embodiment, a nitride such as, for example, Si<sub>3</sub>N<sub>4</sub>, is employed as the dielectric cap 22. In yet another embodiment, which is preferred, the dielectric cap 22 is an oxide such as SiO<sub>2</sub>. The thickness, i.e., height, of the dielectric cap 22 is from about 20 to about 180 nm, with a thickness from about 30 to about 140 nm being more typical.

The blanket polysilicon layer and dielectric cap layer are then patterned by lithography and etching so as to provide patterned gate stacks. The patterned gate stacks may have the same dimension, i.e., length, or they can have variable dimensions to improve device performance. Each patterned gate stack at this point of the present invention includes a polySi gate conductor 20 and a dielectric cap 22. The lithography step includes applying a photoresist to the upper surface of the dielectric cap layer, exposing the photoresist to a desired pattern of radiation and developing the exposed photoresist utilizing a conventional resist developer. The pattern in the photoresist is then transferred to the dielectric cap layer and the blanket layer of polysilicon utilizing one or more dry etching steps. In some embodiments, the patterned photoresist may be removed after the pattern has been transferred into the dielectric cap layer. In other embodiments, the patterned photoresist is removed after etching has been completed.

Suitable dry etching processes that can be used in the present invention in forming the patterned gate stacks include, but are not limited to: reactive ion etching, ion beam etching, plasma etching or laser ablation. The dry etching process employed is typically selective to the underlying gate dielectric 18 therefore this etching step does not typically remove the gate dielectric. In some embodiments, this etching step may however be used to remove portions of the gate dielectric 18 that are not protected by the gate stacks. A wet etching process can also be used to remove portions of the gate dielectric 18 that are not protected by the gate stacks.

Next, a dielectric liner 23 is formed on all exposed surfaces containing silicon including at least the polysilicon gate conductor 20. The dielectric liner 23 can also extend onto horizontal surfaces of the semiconductor substrate 12. The dielectric liner 23 may comprise

any dielectric material that contains an oxide, nitride, oxynitride or any combination thereof. The dielectric liner 23 is formed via a thermal growing process such as oxidation, nitridation or oxynitridation. The dielectric liner 23 is a thin layer whose thickness is typically from about 1 to about 10 nm.

At least one spacer 24 is formed on exposed sidewalls of each patterned gate stack as well as atop the dielectric liner. The at least one spacer 24 is comprised of an insulator such as an oxide, nitride, oxynitride and/or any combination thereof and it typically is composed of a different material than the dielectric liner 23 and the dielectric cap 22. Preferably, nitride spacers are formed. The at least one spacer 24 is formed by deposition and etching. Note that the etching step used in forming the spacers 24 also can remove dielectric liner 23 from atop the substrate such that a portion of the semiconductor substrate 12 is exposed.

The width of the spacer 24 must be sufficiently wide such that the source and drain silicide contacts (to be subsequently formed) do not encroach underneath the edges of the gate stack. Typically, the source/drain silicide does not encroach underneath the edges of the gate stack when the spacer has a width, as measured at the bottom, from about 15 to about 80 nm.

After spacer formation, source/drain diffusion regions 14 are formed into the substrate 12 at the exposed portions. The source/drain diffusion regions 14 are formed utilizing ion implantation and an annealing step. The annealing step serves to activate the dopants that were implanted by the previous implant step. The conditions for the ion implantation and annealing are well known to those skilled in the art.

Next, as shown in Figures 1 and 2, the thick compressive or tensile CA nitride film 30 or 42 is formed over the entire structure shown in Figures 1 and 2 and further fabrication and processing proceeds as described in detail above to form the thin compressive or tensile CA nitride film 36 or 44, and possibly the GE/As implant 40 or 46.

After fabricating the structures shown in Figures 1 and 2, a planarizing dielectric layer (not shown) can be formed. The planarizing dielectric layer comprises an oxide such as a high density oxide or an oxide deposited from TEOS. Alternatively, the planarizing dielectric layer may comprise a doped silicate glass, such as boron doped silicate glass (BSG) or phosphorus doped silicate glass (PSG), a spin-coatable polymeric material such as hydrogen silsesquioxane (HSQ), or a photoresist. The planarizing dielectric layer is formed by conventional techniques well known to those skilled in the art. The thickness of the planarizing dielectric layer formed at this point may vary depending on the type of material employed. Typically, the planarizing dielectric layer has a thickness from about 50 to about 100 nm.

While several embodiments and variations of the present invention for a structure and method to optimize strain in CMOSFETs are described in detail herein, it should be apparent that the disclosure and teachings of the present invention will suggest many alternative designs to those skilled in the art.

#### **CLAIMS**

Having thus described our invention, what we claim as new and desire to secure by Letters Patent

1. A method of fabricating a semiconductor structure having a p-semiconductor device and an n-semiconductor device with different amounts of strain in the p-semiconductor device and the n-semiconductor device comprising:

forming a p-semiconductor device and an n-semiconductor device on a substrate;

forming a strain inducing coating having an original thickness over the p-semiconductor device and also over the n-semiconductor device, wherein the strain inducing coating produces strain in the p-semiconductor device and also in the n-semiconductor device;

protecting one of the strain inducing coated p-semiconductor device and strain inducing coated n-semiconductor device while the other strain inducing coated semiconductor device remains exposed;

etching the exposed strain inducing coating to reduce the thickness of the strain inducing coating to relax the strain in the exposed semiconductor device, while the strain inducing coating over the protected semiconductor device remains protected such that the strain in the protected semiconductor device remains unchanged.

- 2. The method of Claim 1, wherein following the etching, implanting a strain reducing dopant into the exposed semiconductor device to further relax the strain in the exposed semiconductor device.
- 3. The method of Claim 2, including implanting a strain reducing dopant comprising As or Ge.

4. The method of Claim 3, including implanting the As or Ge at a dosage of approximately 5e14 atoms/cm<sup>2</sup> to approximately 2e15 atoms/cm<sup>2</sup> at an implant energy of approximately 20 KeV to about 50 KeV.

5. The method of Claim 1, wherein said step of protecting comprises:

blanket depositing a photoresist layer over the p-semiconductor device and the n-semiconductor device on the substrate;

exposing the photoresist layer to a pattern of radiation and developing the pattern into the photoresist layer to provide a block mask overlying the protected semiconductor device.

- 6. The method of Claim 1, wherein said strain inducing coating provides a compressive strain to improve the performance of the protected p-semiconductor device and the compressive strain is relaxed in the exposed n-semiconductor device.
- 7. The method of Claim 6, wherein the p-semiconductor device is a p-type MOSFET and the n-semiconductor device is an n-type MOSFET.
- 8. The method of Claim 1, wherein said strain inducing coating provides a tensile strain to improve the performance of the protected n-semiconductor device and the compressive strain is relaxed in the exposed p-semiconductor device.
- 9. The method of Claim 8, wherein the p-semiconductor device is a p-type MOSFET and the n-semiconductor device is an n-type MOSFET.
- 10. The method of Claim 1, wherein the strain inducing coating comprises Si<sub>3</sub>N<sub>4</sub>.

11. A semiconductor structure comprising a p-semiconductor device and an n-semiconductor device having different amounts of strain in the p-semiconductor device and the n-semiconductor device, comprising:

the semiconductor structure comprising a p-semiconductor device and an n-semiconductor device formed on a substrate;

a strain inducing coating having an original full thickness formed over one of the psemiconductor device and the n-semiconductor device, wherein the strain inducing coating produces an optimized full strain in the one semiconductor device;

a strain inducing coating having an etched reduced thickness, less than the full thickness, formed over the other of the p-semiconductor device and the n-semiconductor device, wherein the reduced thickness of the strain inducing coating relaxes and produces less strain in the other semiconductor device than in the one semiconductor device.

- 12. The semiconductor structure of Claim 11, wherein the other semiconductor device also has an implanted strain reducing dopant to further relax the strain in the other semiconductor device.
- 13. The semiconductor structure of Claim 12, wherein the implanted strain reducing dopant comprises As or Ge to further relax the strain in the other semiconductor device.
- 14. The semiconductor structure of Claim 11, wherein the strain inducing coating provides a compressive strain to improve the performance of the one p-semiconductor device and the compressive strain is relaxed in the other n-semiconductor device.
- 15. The semiconductor structure of Claim 11, wherein the p-semiconductor device is a p-type MOSFET and the n-semiconductor device is an n-type MOSFET.

16. The semiconductor structure of Claim 11, wherein the strain inducing coating provides a tensile strain to improve the performance of the one n-semiconductor device and the compressive strain is relaxed in the other p-semiconductor device.

- 17. The semiconductor structure of Claim 11, wherein the p-semiconductor device is a p-type MOSFET and the n-semiconductor device is an n-type MOSFET.
- 18. The semiconductor structure of Claim 11, wherein the strain inducing coating comprises Si<sub>3</sub>N<sub>4</sub>.

X. CHEN. et al.

FIG. 1




FIG. 2

