

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
6 July 2006 (06.07.2006)

PCT

(10) International Publication Number  
**WO 2006/072031 A1**

(51) International Patent Classification:  
**H01L 23/495** (2006.01)

(21) International Application Number:  
PCT/US2005/047540

(22) International Filing Date:  
30 December 2005 (30.12.2005)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
11/026,841 30 December 2004 (30.12.2004) US

(71) Applicant (for all designated States except US): **TEXAS INSTRUMENTS INCORPORATED** [US/US];  
P.O.BOX 655474, Mail Station 3999, Dallas, Texas 75265-5474 (US).

(72) Inventor; and

(75) Inventor/Applicant (for US only): **ABBOTT, Donald, C.** [US/US]; 3 Hampshire Court, Norton, Massachusetts 02766 (US).

(74) Agents: **FRANZ, Warren, L.** et al.; TEXAS INSTRUMENTS INCORPORATED, Deputy General Patent Counsel, P.o.box 655474, M/s 3999, Dallas, Texas 75265-5474 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM,

AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, LY, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

**Declarations under Rule 4.17:**


- as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii))
- as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii))

**Published:**

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: LEAD-FREE AND MULTI-LAYERS PREPLATED LEADFRAME



(57) Abstract: A leadframe that has a base metal (105), a nickel layer (201) on the base metal, a palladium layer (202) on the nickel layer, and an outermost tin layer (203) in contact with the palladium layer with openings and a silver layer (330) on selected areas on the tin layer.

## Lead-free and multi-layers preplated leadframe

The present invention is related in general to the field of semiconductor devices and processes, and more specifically to the materials and fabrication of leadframes for semiconductor devices.

## BACKGROUND

Leadframes for semiconductor devices provide a stable support pad for firmly positioning the semiconductor chip, usually an integrated circuit (IC) chip within a package. Since the leadframe, including the pad, is made of electrically conductive material, the pad may be biased, when needed, to any electrical potential required by the network involving the semiconductor device, especially the ground potential.

In addition, the leadframe offers a plurality of conductive segments to bring various electrical conductors into close proximity of the chip. The remaining gap between the inner end of the segments and the contact pads on the IC surface are bridged connectors, typically thin metallic wires individually bonded to the IC contact pads and the leadframe segments. Consequently, the surface of the inner segment ends has to be suitable for stitch-attaching the connectors.

Also, the ends of the lead segment remote from the IC chip ("outer" ends) need to be electrically and mechanically connected to external circuitry, for instance, to assemble printed circuit boards. In many electronic applications, this attachment is performed by soldering, conventionally with lead-tin (Pb/Sn) eutectic solder at a reflow temperature in the 210 to 220 °C range. Consequently, the surface of the outer segment ends has to have affinity for reflow metals or alloys.

Finally, the leadframe provides the framework for encapsulating the sensitive chip and fragile connecting wires. Encapsulation using plastic materials, rather than metal cans or ceramic, has been the preferred method because of low cost. The transfer molding process for epoxy-based thermoset compounds at 175 °C has been practiced for many years. The temperature of 175 °C for molding and mold curing (polymerization) is compatible with the temperature of 210 to 220 °C for eutectic solder reflow.

Reliability tests in moist environments require that the molding compound have good adhesion to the leadframe and the device parts it encapsulates. Two major contributors to

good adhesion are the chemical affinity of the molding compound to the metal of the leadframe and the surface preparation of the leadframe.

The recent general trend to avoid Pb in the electronics industry and use Pb-free solders, pushes the reflow temperature range into the neighborhood of about 260 °C. This higher reflow temperature range makes it more difficult to maintain the mold compound adhesion to the leadframes. This is especially true for the very small leadframe surface available in QFN (Quad Flat No-lead) and SON (Small Outline No-lead) devices. For this temperature range, known leadframes do not offer metallization for good adhesion combined with low cost, easy manufacturability, and avoidance of whiskers.

It has been common practice to manufacture single piece leadframes from thin (about 120 to 250  $\mu\text{m}$ ) sheets of metal. For reasons of easy manufacturing, the commonly selected starting metals are copper, copper alloys, and iron-nickel alloys (for instance the so-called "Alloy 42"). The desired shape of the leadframe is etched or stamped from the original sheet. In this manner, an individual segment of the leadframe takes the form of a thin metallic strip with its particular geometric shape determined by the design. For most purposes, the length of a typical segment is considerably longer than its width.

#### SUMMARY

A need has therefore arisen for a low cost, reliable leadframe combining adhesion to molding compounds, bondability for connecting wires, solderability of the exposed leadframe segments, and no risk of tin dendrite growth. There are technical advantages, when the leadframe and its method of fabrication is low cost and flexible enough to be applied for different semiconductor product families and a wide spectrum of design and assembly variations, and achieves improvements toward the goals of improved process yields and device reliability. There are further technical advantages, when these innovations are accomplished using the installed equipment base so that no investment in new manufacturing machines is needed.

One embodiment of the invention is a leadframe with a structure made of a base metal, wherein the structure has a plurality of surfaces. On each of these surfaces are metal layers in a stack adherent to the base metal. The stack comprises a nickel layer in contact with the base metal, a palladium layer in contact with the nickel layer, and an outermost tin layer in contact with the palladium layer.

In terms of preferred layer thicknesses, the nickel layer is between about 0.5 and 2.0  $\mu\text{m}$  thick, the palladium layer between about 5 and 150 nm thick, and the tin layer less than about 5 nm thick, preferably about 3 nm. At this thinness, the tin has no capability of forming whiskers, but offers superb adhesion to polymeric encapsulation materials, improved characteristics for reliable stitch bonding as well as affinity to reflow metals (solders). By replacing the conventional gold layer, the tin layer offers a low cost alternative.

Another embodiment of the invention is a semiconductor device, which has a leadframe with a structure made of a base metal, wherein the structure comprises a chip mount pad and a plurality of lead segments. The base metal has consecutively an adherent nickel layer in contact with the base metal, a palladium layer in contact with the nickel layer, and an outermost tin layer in contact with the palladium layer. A semiconductor chip is attached to the mount pad, and conductive connections tie the chip and the lead segments. Polymeric encapsulation material covers the chip, the connections and portions of the lead segments.

Another embodiment of the invention is a method for fabricating a leadframe, wherein a base metal structure with a plurality of surfaces is provided. A stack of metal layers adherent to the base metal is plated on each of the structure surfaces. This plating step comprises the plating of a nickel layer, thickness between about 0.5 to 2.0  $\mu\text{m}$ , in contact with the base metal; next, the plating of a palladium layer, thickness between about 5 and 150 nm, in contact with the nickel layer; and finally the plating of a tin layer, thickness less than about 5 nm, in contact with the palladium layer. All three plating steps can be performed without masking or selective plating.

It belongs to the technical advantages of the invention that no toxic or whiskering materials are used for the plating steps, down-bonding capability is enhanced, and moisture-level quality is improved. Furthermore, the required plating processes are inexpensive and easy to manufacture.

#### BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a schematic cross section of the base metal structure of a portion of a leadframe strip having formed leadframe structures.

FIG. 2 illustrates a schematic cross section of a leadframe strip portion with a base metal structure and a plurality of surfaces, wherein the surfaces have been plated with a stack of adherent layers according to the invention.

FIG. 3 illustrates a device embodiment of the invention; the schematic cross section shows a portion of a leadframe strip, prepared according to an embodiment of the invention, and a plurality of semiconductor chips assembled and encapsulated on one leadframe surface.

#### DETAILED DESCRIPTION OF THE EMBODIMENTS

FIG. 1 is a schematic and simplified cross section of a leadframe portion, generally designated 100. The leadframe has a plurality of surfaces: the first surface 101, the second surface 102, and numerous side edge surfaces 110a, 110b... 110n. While the surfaces 101 and 102 originate from the sheet of starting material, the side edge surfaces 110a to 110n have been created by the forming process of the leadframe structure. The leadframe portion depicted contains a plurality of chip mount pads 103 and a plurality of lead segments 104. The leadframe is made of a base metal 105.

As defined herein, the starting material of the leadframe is called the “base metal”, indicating the type of metal. Consequently, the term “base metal” is not to be construed in an electrochemical sense (as in opposition to ‘noble metal’) or in a structural sense.

Base metal 105 is typically copper or a copper alloy. Other choices comprise brass, aluminum, iron-nickel alloys (“Alloy 42”), and Kovar.

Base metal 105 originates with a metal sheet in the preferred thickness range from 100 to 300  $\mu\text{m}$ ; thinner sheets are possible. The ductility in this thickness range provides the 5 to 15 % elongation that facilitates the segment bending and forming operation needed for some of the finished devices. The leadframe parts such as chip mount pads, lead segments, connecting rails (not shown in FIG. 1, but hinted at by dashed lines) are stamped or etched from the starting metal sheet. As stated, these stamping or etching processes create numerous side edges 110a, 110b ... 110n, of the leadframe parts.

FIG. 2 illustrates a schematic cross section of a leadframe according to an embodiment of the invention. The leadframe structure has a base metal 105 with a plurality of surfaces, which were created by the process of stamping or etching. A stack of metal layers adheres to each of the structure surfaces. The stack comprises: A nickel layer 201 in contact with base metal 105; the preferred thickness range of the nickel layer is between

about 0.5 and 2.0  $\mu\text{m}$ . Next, a palladium layer 202 is in contact with the nickel layer; the preferred thickness range of the palladium layer is between about 5 and 150 nm. Finally, the outermost layer 203 is a thin tin layer in contact with the palladium layer; the preferred thickness of the tin layer is less than 5 nm, most preferably about 3 nm. The outermost thin tin enhances the adhesion to polymeric encapsulants such as polyimides and epoxies significantly; for some molding compounds, an adhesion improved by a factor of 15 compared to the conventionally often used gold layer has been measured. In addition, the tin layer supports the affinity of the palladium to reflow metals such as solders (preferably tin and tin alloys such tin/silver/copper). Furthermore, the thinness of the tin layer allows reliable wire stitch bonding (for instance, gold wires) to the palladium, and has no potential for growing whiskers because of its thinness.

Since all these metal layers cover the leadframe surfaces uniformly, the layer deposition is preferably achieved by plating the whole leadframe strip (see below) and masking can be avoided. However, if some devices require a tin layer with a plurality of windows in selected areas in order to expose the underlying palladium for special metal bonding, then the tin layer has to be plated with a mask applied to leadframe surface 101. An example of a resulting window is designated 240 in FIG. 2.

In another embodiment, some wire stitch bonding may need an additional silver layer over the tin layer in selected areas. In this case, the silver has to be plated using a mask (see below). An example of a resulting selected silver spot is designated 230 in FIG. 2.

Another embodiment of the invention is a semiconductor device, as exemplified by the Quad Flat No-leads (QFN) or Small Outline No-leads (SON) device in FIG. 3. Actually, FIG. 3 shows a leadframe strip with a plurality of assembled and packaged devices before singulation. In the embodiment of the invention, the device has a leadframe with a base metal 301 and a first surface 301a and a second surface 301b. An example for the base metal is copper. Furthermore, the leadframe is structured into a chip mount pad 302 and a plurality of lead segments 303. Each lead segment has a first end 303a near chip mount pad 302, and a second end 303b remote from mount pad 302.

The first leadframe surface 301a, the second leadframe surface 301b, and all side edges are covered by a stack of layers, which provides for the leadframe reliable adhesion to polymeric materials as well as affinity to reflow metals. The stack of layers comprises a

nickel layer 304 in contact with the base metal, a palladium layer 305 in contact with the nickel layer, and an outermost tin layer 306 in contact with the palladium layer.

A semiconductor chip 310, for example an integrated circuit chip, is attached by means of an adhesive layer 311 to each chip mount pad 302. Bonding wires 312 interconnect chip 310 with the first ends 303a of the lead segments 303. The stitch bond 312a is in welded to the outermost tin layer 306, where it typically breaks through the thin layer and is actually attached to the palladium layer 305. In some embodiments, selective silver areas 330 support the stitch attachments of wires 312. In other embodiments, it is advisable to leave windows 340 in the outermost tin layer 306 for the stitch attachments to the palladium layer 305.

Polymeric encapsulation material 320, for example epoxy-based molding compound, covers chip 310, bonding wires 312 and first ends 303a of the lead segments. The polymeric material 320 also fills the gaps between chip 310 and the first ends of the lead segments and thus covers the leadframe side edges. Consequently, polymeric material 320 also forms a surface 321 in the same plane as the outermost surface layer 306.

Reflow metals may cover some portions, or all, of the second leadframe surface. As an example, a tin alloy may cover at least the second ends of the lead segments, or alternatively all of the lead segments and the exposed outer chip pad surface.

In FIG. 3, dashed lines 330 indicate the locations, where a saw will cut the completed leadframe strip into individual devices. The saw is cutting through encapsulation material 320 as well as through the leadframe segments.

Another embodiment of the invention is a method for fabricating a leadframe, which starts with the step of providing a base metal structure with a plurality of surfaces and continues with the steps of plating metal layers on these surfaces. The sequence of the consecutive plating steps is:

Plating a layer of nickel on the base metal in the thickness range from about 0.5 to 2.0  $\mu\text{m}$ .

Plating a layer of palladium on the nickel layer in the thickness range from about 5 to 150 nm.

Plating a layer of tin on the palladium layer in the thickness range from about 5 to 2 nm.

Some embodiments of the invention require selective plating. Examples of these embodiments are devices, which require an additional silver layer over the tin layer in selected areas; or devices, which require windows in the tin layer so that the underlying palladium is exposed. Whenever the methods described above require a selective metal  
5 deposition of a layer onto the leadframe, an inexpensive, temporary masking step is used, which leaves only those leadframe portions exposed which are intended to receive the metal layer. Because of the fast plating time, conventional selective spot plating techniques can be considered, especially reusable rubber masks. For thin metal plating, a wheel system is preferred.

10 While this invention has been described in reference to illustrative embodiments, this description is not intended to be construed in a limiting sense. Various modifications and combinations of the illustrative embodiments, as well as other embodiments of the invention, will be apparent to persons skilled in the art upon reference to the description. As an example, the invention applies to products using any type of semiconductor chip, discrete or  
15 integrated circuit, and the material of the semiconductor chip may comprise silicon, silicon germanium, gallium arsenide, or any other semiconductor or compound material used in integrated circuit manufacturing.

As another example, the process step of stamping the leadframes from a sheet of base metal may be followed by a process step of selective etching, especially of the exposed base  
20 metal surfaces in order to create large-area contoured surfaces for improved adhesion to molding compounds. The sequence of plated layers according to the invention can accommodate any such specially etched leadframe base structures.

It is therefore intended that the defined invention encompass any such modifications or embodiments.

## CLAIMS

1. A leadframe strip comprising:  
a structure made of a base metal, said structure having a plurality of surfaces; and  
a stack of metal layers adherent to said base metal on each of said structure surfaces,  
said stack comprising consecutively:  
a nickel layer covering substantially said entire base metal surfaces;  
a palladium layer covering substantially said entire nickel layer; and  
an outermost tin layer covering substantially said entire palladium layer.
2. The leadframe according to Claim 1, wherein said base metal is selected from a group consisting of copper, copper alloy, aluminum, iron-nickel alloy, and Kovar.
3. The leadframe according to Claim 1 or 2, further having selective areas of silver layer on said first surface suitable to metal welding and bonding.
4. The leadframe according to any of Claims 1 – 4, wherein said outermost tin layer has a plurality of windows in selected areas so that the underlying palladium is exposed for facilitating metal bond attachments.
5. A semiconductor device comprising:  
a leadframe having a structure made of a base metal, said structure comprising a chip mount pad and a plurality of lead segments;  
said base metal having consecutively a nickel layer covering substantially said base metal, a palladium covering substantially said nickel layer, and an outermost tin layer covering substantially said palladium layer, said base metal exposed at a plurality of outer sides of said device;  
a semiconductor chip attached to said mount pad;  
conductive connections from said chip to said lead segments; and  
polymeric encapsulation material covering said chip, said connections and portions of said lead segments.
6. The device according to Claim 5, further comprising reflow metals on those portions of said segments, which are not covered by said encapsulation material.
7. A method for fabricating a leadframe comprising the steps of:  
providing a structured base metal strip having a plurality of surfaces; and

plating a stack of metal layers adherent to said base metal on each of said structured surfaces, said step comprising consecutively:




plating a nickel layer covering substantially said base metal;

plating a palladium layer covering substantially said nickel layer; and

plating an outermost tin layer covering substantially said palladium layer.

8. The method according to Claim 7, further comprising the step of plating said tin layer so that it leaves selected windows open to the underlying palladium layer.

9. The method according to Claim 7 or 8, further comprising the step of selectively plating a layer of silver in contact with said tin layer.



# INTERNATIONAL SEARCH REPORT

International application No.

PCT/US05/47540

## A. CLASSIFICATION OF SUBJECT MATTER

IPC: **H01L 23/495** (2006.01)

USPC: 257/677,666,E23.054,E23.047;428/629,675;174/255

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 257/677, 666, E23.054, E23.047; 428/629,675; 174/255

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched  
none

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)  
US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; and IBM\_TDB;

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

| Category * | Citation of document, with indication, where appropriate, of the relevant passages                                               | Relevant to claim No.   |
|------------|----------------------------------------------------------------------------------------------------------------------------------|-------------------------|
| X<br>---   | US 5,767,574 A (Kim et al.) 16 June 1998 (16.06.1998), Fig. 5 and Column 3, lines 11 - 60                                        | 1, 2 and 7<br>-----     |
| Y, P       | US 6,946,324 B1 (McLellan et al.) 20 September 2005 (20.09.2005), Column 4, lines 21 -                                           | 3 and 9                 |
| X<br>---   | US 5,767,574 A (Kim et al.) 16 June 1998 (16.06.1998), Fig. 5 and Column 3, lines 11 - 60                                        | 1, 2 and 7<br>-----     |
| Y          | US 5,882,955 A (Huang et al.) 16 March 1999 (16.03.1999), Fig. 1, Fig. 2A and Column                                             | 5 and 6                 |
| Y<br>---   | US 6,518,508 B2 (Park et al.) 11 February 2003 (11.02.2003), Fig. 5, Fig. 7, column 4, lines 52 - 55 and column 5, lines 43 - 54 | 1, 2 and 5 - 7<br>----- |
| Y          | US 5,728,285 A (Mathew) 17 March 1998 (17.03.1998), column 4, lines 16 - 25                                                      | 1, 2 and 5 - 7          |



Further documents are listed in the continuation of Box C.



See patent family annex.

|                                          |                                                                                                                                                                     |     |                                                                                                                                                                                                                                              |
|------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| * Special categories of cited documents: |                                                                                                                                                                     | "T" | later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention                                              |
| "A"                                      | document defining the general state of the art which is not considered to be of particular relevance                                                                | "X" | document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone                                                                     |
| "E"                                      | earlier application or patent published on or after the international filing date                                                                                   | "Y" | document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art |
| "L"                                      | document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) | "&" | document member of the same patent family                                                                                                                                                                                                    |
| "O"                                      | document referring to an oral disclosure, use, exhibition or other means                                                                                            |     |                                                                                                                                                                                                                                              |
| "P"                                      | document published prior to the international filing date but later than the priority date claimed                                                                  |     |                                                                                                                                                                                                                                              |

Date of the actual completion of the international search

25 April 2006 (25.04.2006)

Date of mailing of the international search report

11 MAY 2006

Name and mailing address of the ISA/US

Mail Stop PCT, Attn: ISA/US  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, Virginia 22313-1450

Facsimile No. (571) 273-3201

Authorized officer

Kenneth Parker

Telephone No. 571-272-2800

# INTERNATIONAL SEARCH REPORT

International application No.  
PCT/US05/47540

## C. (Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

| Category *           | Citation of document, with indication, where appropriate, of the relevant passages        | Relevant to claim No.              |
|----------------------|-------------------------------------------------------------------------------------------|------------------------------------|
| Y & Y<br>---<br>Y, P | US 6,518,508 B2 & US 5,728,285 A                                                          | 1, 2 and 5 - 7<br>-----<br>3 and 9 |
| A                    | US 6,946,324 B1 (McLellan et al.) 20 September 2005 (20.09.2005), column 4, lines 21 - 42 |                                    |
| A                    | US 5,958,607 A (Kim et al.) 28 September 1999 (28.09.1999), column 1, lines 32 - 35       | 1 - 3, 5 - 7 and 9                 |
| A                    | US Pub. No. 2003/0,011,048 A1 (Abbott et al.) 16 January 2003 (16.01.2003), Fig. 3        | 1 - 3, 5 - 7 and 9                 |