

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
24 August 2006 (24.08.2006)

PCT

(10) International Publication Number
WO 2006/088287 A1

(51) International Patent Classification:

G11C 5/14 (2006.01)

(21) International Application Number:

PCT/KR2005/004626

(22) International Filing Date:

29 December 2005 (29.12.2005)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

10-2005-0013630

18 February 2005 (18.02.2005) KR

(71) Applicant (for all designated States except US): **KOREA IT INDUSTRY PROMOTION AGENCY** [KR/KR];
79-2, Garakbon-dong, Songpa-ku, Seoul 138-711 (KR).

(71) Applicant and

(72) Inventor: **KIM, Young Hee** [KR/KR]; 112-1001,
Hyundai Apt. Ballim-dong, Changwon-si, Gyeongsang-
nam-do 641-180 (KR).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **LIM, Gyu Ho**
[KR/KR]; 205, Sarim-dong, 137-14, Changwon-si,

Gyeongsangnam-do 641-825 (KR). **YI, Won Jae**
[KR/KR]; B-201, Shinjin Villa, Guam-dong, 16-3
Masan-si, Gyeongsangnam-do 630-510 (KR).


(74) Agent: **LEE, Cheol Hee**; 2F, Woo Kyeong Bldg.,, 156-13,
Samseong-dong,, Kangnam-Ku,, Seoul 135-090 (KR).

(81) Designated States (unless otherwise indicated, for every
kind of national protection available): AE, AG, AL, AM,
AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN,
CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI,
GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE,
KG, KM, KN, KP, KZ, LC, LK, LR, LS, LT, LU, LV, LY,
MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO,
NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK,
SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ,
VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every
kind of regional protection available): ARIPO (BW, GH,
GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM,
ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),
European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI,
FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT,
RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA,
GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: **NEGATIVE VOLTAGE LEVEL DETECTOR**



(57) Abstract: Provided is a negative voltage level detector for detecting a negative voltage level in a negative word-line driver to control oscillation for charge pumping, which includes a constant current source generated by a bandgap reference current generator, a resistor having one end connected to an output port of the constant current source to form a first node and the other end connected to VBB, and a differential amplification portion, in which a plurality of differential amplifiers are connected in cascade, having an input port connected to the first node and an output port connected to a control signal input port to control the oscillation of an oscillation portion. The differential amplification portion compares a voltage of the first node with VSS of a ground voltage level and outputs a signal of a ground voltage level if the voltage of the first node is lower than VSS and a signal of a VDD voltage level if the voltage of the first node is higher than VSS.

WO 2006/088287 A1



Published:

— *with international search report*

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

Description

NEGATIVE VOLTAGE LEVEL DETECTOR

Technical Field

- [1] The present invention relates to a negative voltage level detector, and more particularly, to a negative voltage level detector which is stable and insensitive to a PVT.

Background Art

- [2] Recently, a low voltage of 1.5 V or less is widely used for a semiconductor circuit. Using a low voltage reduces storage charge and accordingly refresh time is shortened. To solve the problem, there is a conventional negative voltage word-line driving method in which the refresh characteristic is determined by junction leakage current and subthreshold leakage current at a DRAM cell transistor. A low VBB (back bias voltage) level lowers a threshold voltage of the DRAM cell transistor so that the threshold voltage increase in an OFF state. Thus, it is a problem that this current cannot be ignored.
- [3] To solve the above problem, as another conventional driving method, a BSG (boosted sense-ground) method to restrict the subthreshold current of the DRAM cell transistor has been suggested. However, according to this method, since BL swing is smaller than VDD, a BL sense voltage is reduced so that the refresh characteristic is deteriorated, which is not suitable for a low voltage operation.
- [4] FIG. 1 shows the structure of a negative voltage word-line driver to solve the above problem. Referring to FIG. 1, it is noted that a negative voltage word-line driver 10 is configured as shown in FIG. 1 to restrict the increase of subthreshold current due to the low VBB and that the voltage of a word-line WL that is not selected is -0.5 V that is a low VBB. That is, a superior refresh characteristic can be obtained by making the VGS (gate-to-source voltage) of the DRAM cell transistor for a tRAS cycle to reduce the subthreshold current. When the word-line WL is selected, the VT (threshold voltage) loss at a cell is removed by a VPP (boosted voltage) with the word-line driver.
- [5] The negative word-line driver uses the same circuit as a VBB generator that is conventionally used. FIG. 2 is a block diagram of the general configuration of a back bias voltage generator. Referring to FIG. 2, a VBB generator 20 includes a VBB level detector 202, an oscillator 204, a charge pumping portion 206, and a capacitor 208. Since the VBB generator 20 uses a negative feedback mechanism, the VBB can maintain a target voltage. When the VBB does not reach the target voltage, the output voltage VLD of the VBB level detector 202 is VDD. The oscillator 204 continues to oscillate so that negative charge pumping continues toward the capacitor 208 that is a load capacitor CL. The VBB level continuously decreases in a negative direction toward the target voltage. When the VBB exceeds the target voltage, the output voltage

VLD becomes 0 and the oscillator 204 stops oscillation so that charge pumping does not continue any longer. Thus, the VBB maintains a voltage value that is the target voltage.

- [6] When a gate-received scheme as shown in FIG. 3 is used as an example of the VBB level detector 202, since the change in the VBB level according to the change in PVT is great, a poly-silicon fuse is used so that laser repair is needed at the level of a wafer.

Disclosure of Invention

Technical Problem

- [7] To solve the above and/or other problems, the present invention provides a negative voltage level detector which is not sensitive to PVT.

Technical Solution

[8]

- [9] According to an aspect of the present invention, a negative voltage level detector for detecting a negative voltage level in a negative word-line driver to control oscillation for charge pumping comprises a constant current source generated by a bandgap reference current generator, a resistor having one end connected to an output port of the constant current source to form a first node and the other end connected to VBB, and a differential amplification portion, in which a plurality of differential amplifiers are connected in cascade, having an input port connected to the first node and an output port connected to a control signal input port to control the oscillation of an oscillation portion, wherein the differential amplification portion compares a voltage of the first node with VSS of a ground voltage level and outputs a signal of a ground voltage level if the voltage of the first node is lower than VSS and a signal of a VDD voltage level if the voltage of the first node is higher than VSS.

- [10] The differential amplification portion comprises a first differential amplifier having an inverted input port connected to the first node and a non-inverted input port connected to VSS, a second differential amplifier having an inverted input port connected to VSS and a non-inverted input port connected to the first node, and a third differential amplifier having an inverted input port connected to an output port of the first differential amplifier and a non-inverted input port connected to an output port of the second differential amplifier.

- [11] The negative voltage level detector further comprises a level inversion portion having an input port connected to an output port of the differential amplification portion and inverts an output signal of the differential amplification portion to output the inverted signal.

Description of Drawings

- [12] FIG. 1 is a circuit diagram showing the configuration of the conventional negative voltage word-line driver;
- [13] FIG. 2 is a block diagram showing the typical configuration of a conventional VBB generator;
- [14] FIG. 3 is a circuit diagram showing the configuration of the conventional VBB detector using a gate-received scheme; and
- [15] FIG. 4 is a circuit diagram showing the configuration of a negative voltage level detector according to an embodiment of the present invention.

Best Mode

- [16] Referring to FIG. 4, a negative voltage level detector according to an embodiment of the present invention for detecting a negative voltage level in a negative word-line driver (not shown) to control oscillation for charge pumping includes a constant current source I_{REF} 402, a resistor R 404, and a differential amplification portion 41. The constant current source 402 is generated by a bandgap reference current generator (not shown). The resistor 404 has one end connected to an output end of the constant current source 402 to form a first node N1 and the other end connected to VBB.
- [17] The differential amplification portion 41, in which a plurality of differential amplifiers are connected in cascade, has an input port connected to the first node N1 and an output port connected to a control signal input port to control the oscillation of the oscillator 204 (please refer to FIG. 2). The differential amplification portion 41 compares the voltage of the first node N1 with the VSS of a ground voltage level. If the voltage of the first node N1 is lower than VSS, the differential amplification portion 41 outputs a signal of a ground voltage level, for example, '0'. If the voltage of the first node N1 is higher than VSS, the differential amplification portion 41 outputs a signal of a VDD voltage level.
- [18] In the present embodiment, the differential amplification portion 41 includes a first differential amplifier 412 having an inverted input port connected to the first node N1 and a non-inverted input port connected to VSS, a second differential amplifier 414 having an inverted input port connected to VSS and a non-inverted input port connected to the first node N1, and a third differential amplifier 416 having an inverted input port connected to the output port of the first differential amplifier 412 and a non-inverted input port connected to the output port of the second differential amplifier 414.
- [19] Also, the negative voltage level detector includes a level inversion portion 420 having an input port connected to the output port of the differential amplification portion 41 and inverts the output signal of the differential amplification portion 41 to output the inverted signal.
- [20] In the operation of the negative voltage level detector configured as above, IREF

402 that is constant current generated by the bandgap reference current generator (not shown) flows in the resistor R 404. The voltage of the first node N1 is compared by the cascaded differential amplifiers with VSS that is a ground voltage level. If the voltage of the first node N1 is higher than VSS, the output voltage VLD becomes VDD so that negative charge pumping continues at the VBB generator 20. Accordingly, the VBB voltage decreases in the negative direction so that the voltage of the first node N1 drops.

[21] If the voltage of the first node N1 is lower than VSS, the output voltage VLD becomes '0' that is the ground voltage level so that charge pumping stops. At this time, the VBB becomes a target voltage of $-R \times I_{REF}$.


[22] The negative voltage level detector uses the constant current source generated by the bandgap reference current generator and the constant current source is obtuse to the change of PVT. Thus, as the negative voltage level is detected in the negative word-line driver, the oscillation for charge pumping is controlled so that a stable operation can be made.

[23] As described above, according to the present invention, the negative voltage level detector according to the present invention uses the constant current source generated by the bandgap reference current generator. Since the constant current source is obtuse to the change of PVT, as the negative voltage level is detected in the negative word-line driver, the oscillation for charge pumping is controlled so that a stable operation can be made.


Claims

- [1] 1. A negative voltage level detector for detecting a negative voltage level in a negative word-line driver to control oscillation for charge pumping, the detector comprising:
- a constant current source generated by a bandgap reference current generator;
 - a resistor having one end connected to an output port of the constant current source to form a first node and the other end connected to VBB; and
 - a differential amplification portion, in which a plurality of differential amplifiers are connected in cascade, having an input port connected to the first node and an output port connected to a control signal input port to control the oscillation of an oscillation portion,
- wherein the differential amplification portion compares a voltage of the first node with VSS of a ground voltage level and outputs a signal of a ground voltage level if the voltage of the first node is lower than VSS and a signal of a VDD voltage level if the voltage of the first node is higher than VSS.
2. The negative voltage level detector of claim 1, wherein the differential amplification portion comprises:
- a first differential amplifier having an inverted input port connected to the first node and a non-inverted input port connected to VSS;
 - a second differential amplifier having an inverted input port connected to VSS and a non-inverted input port connected to the first node; and
 - a third differential amplifier having an inverted input port connected to an output port of the first differential amplifier and a non-inverted input port connected to an output port of the second differential amplifier.
3. The negative voltage level detector of claim 2, further comprising a level inversion portion having an input port connected to an output port of the differential amplification portion and inverts an output signal of the differential amplification portion to output the inverted signal.


[Fig. 1]




[Fig. 2]



[Fig. 3]



[Fig. 4]



INTERNATIONAL SEARCH REPORT

International application No.
PCT/KR2005/004626**A. CLASSIFICATION OF SUBJECT MATTER***G11C 5/14(2006.01)i*

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 8 G11C 5, G11C 7

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched
Korean Patents and applications for inventions since 1975Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)
eKIPASS "charge pump", "level detect"**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X A	US 2005/0013176 A1 (SAMSUNG ELECTRONICS CO., LTD.) 20 JAN 2005 See paragraphs [0020] - [032] & [0041] - [0045], Figs. 1 & 2	1 2, 3
A	KR 2003-0058272 A (HYNIX SEMICONDUCTOR INC.) 7 JUL 2003 See the abstract and Fig. 3	1-3
A	US 6,240,033 B1 (HYUNDAI ELECTRONICS INDUSTRIES CO., LTD.) 29 MAY 2001 See [DESCRIPTION OF THE PRIOR ART]	1-3
A	US 6,600,690 B1 (MOTOROLA INC.) 29 JUL 2003 See the whole document	1-3



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

24 APRIL 2006 (24.04.2006)

Date of mailing of the international search report

25 APRIL 2006 (25.04.2006)

Name and mailing address of the ISA/KR

Korean Intellectual Property Office
920 Dunsan-dong, Seo-gu, Daejeon 302-701,
Republic of Korea

Facsimile No. 82-42-472-7140

Authorized officer

HAN, Choong Hee

Telephone No. 82-42-481-8475



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/KR2005/004626

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2005/0013176 A	20-01-2005	KR 2005-0008365 A JP 2005-050503 A DE 1004035151 A	21-01-2005 24-02-2005 17-02-2005
KR 2003-0058272 A	07-07-2003	NONE	
US 6,240,033 B1	29-05-2001	KR 2000-0062452 A JP 2000-208637 A EP 1024431 A2	25-10-2000 28-07-2000 02-08-2000
US 6,600,690 B1	29-07-2003	WO 2004/003925 A KR 2005-0013649 A EP 1576610 A2	01-05-2003 04-02-2005 21-09-2005