



(51) International Patent Classification:

H01L 29/45 (2006.01) H01L 29/78 (2006.01)
H01L 29/49 (2006.01) H01L 29/739 (2006.01)

(21) International Application Number:

PCT/US2012/030855

(22) International Filing Date:

28 March 2012 (28.03.2012)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

61/468,367	28 March 2011 (28.03.2011)	US
61/468,327	28 March 2011 (28.03.2011)	US
61/468,348	28 March 2011 (28.03.2011)	US
61/468,294	28 March 2011 (28.03.2011)	US
13/431,596	27 March 2012 (27.03.2012)	US

(71) Applicant (for all designated States except US): **GENERAL ELECTRIC COMPANY** [US/US]; 1 River Road, Schenectady, NY 12345 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **ARTHUR, Stephen, Daley** [US/US]; General Electric Company Global Research, One Research Circle, Bldg. K1-3A59, Niskayuna, NY 12309 (US). **JOHNSON, Tammy, Lynn** [US/US]; General Electric Company Global Research, One Research Circle, Bldg. K1-3A59, Niskayuna, NY 12309 (US). **MICHAEL, Joseph, Darryl** [US/US]; General Electric Company Global Research, One Research Circle, Bldg. K1-3A59, Niskayuna, NY 12309 (US). **FRONHEISER, Jody, Alan** [US/US]; 112 Union Avenue South, Delmar, NY

12054 (US). **LILIENFELD, David, Alan** [US/US]; General Electric Company Global Research, One Research Circle, Bldg. Ka-3A59, Niskayuna, NY 12309 (US). **MATOCHA, Kevin, Sean** [US/US]; 400 East Gillespie Street, Apt. H1, Starkville, MS 39759 (US). **HAWKINS, William, Gregg** [US/US]; 112 Union Avenue South, Delmar, NY 12054 (US).

(74) Agents: **DOMBROWSKI, Joanna, M.** et al.; General Electric Company, Global Patent Operation, 2 Corporate Drive, Suite 648, Shelton, CT 06484 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: SILICON CARBIDE SEMICONDUCTOR DEVICE WITH A GATE ELECTRODE




Fig. 1

(57) Abstract: According to one embodiment, a semiconductor device has a semiconductor substrate comprising silicon carbide with a gate electrode disposed on a portion of the substrate on a first surface with, a drain electrode disposed on a second surface of the substrate. There is a dielectric layer disposed on the gate electrode and a remedial layer disposed on, within or below the dielectric layer, wherein the remedial layer is configured to mitigate negative bias temperature instability maintaining a change in threshold voltage of less than about 1 volt. A source electrode is disposed on the remedial layer, wherein the source electrode is electrically coupled to a contact region of the semiconductor substrate.



Published:

— with international search report (Art. 21(3))

— before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments (Rule 48.2(h))

SILICON CARBIDE SEMICONDUCTOR DEVICE WITH A GATE ELECTRODE

CROSS REFERENCE TO RELATED APPLICATIONS

[0001] This application claims benefit and priority to U.S. provisional applications Serial No. 61/468294, filed March 28, 2011, U.S. provisional application Serial No. 61/ 468327, filed March 28, 2011, U.S. provisional application Serial No. 61/ 468348, filed March 28, 2011 U.S. provisional application Serial No. 61/ 468367, filed March 28, 2011, all of which are incorporated by reference.

BACKGROUND

[0002] Bias Temperature Instability (BTI) refers to the phenomenon that occurs with respect to certain semiconductor devices and is considered one of the most critical elements for reliability. It is particularly noticeable under conditions of a negative bias, elevated temperatures, and long term operation. In the silicon (Si) semiconductor field, this long-standing BTI problem has manifested itself for many years and there has been considerable research and multiple designs to mitigate the problem in Si devices. In the fast-growing silicon carbide (SiC) field, the bias temperature instability is generating major concerns for reliability, performance limitations, and product qualification. For example, a strong Negative Bias Temperature Instability (NBTI) has been observed in SiC devices, resulting in a significant decrease in the absolute threshold voltage, to the point that a normally-off device becomes normally-on (conductive with gate-source voltage at zero volts). The NBTI problem has been documented, however there has yet to be an industry solution.

[0003] While the BTI issue has been alleviated in many instances in the Si device marketplace or is less of an impact for Si, there are significant behavioral differences between Si and SiC devices such that the mechanisms used to alleviate the problem in Si do not readily translate to SiC.

[0004] While the SiC community is yet to reach a consensus about the root cause of the NBTI problem, it is generally attributed to the existence of interface traps and oxide charges, and can be induced by operating devices at high temperature, and under a bias condition for extended periods. Regardless of the cause of BTI, the effect is clearly demonstrable. As an example, for metal-oxide semiconductor (MOS) devices that operate with a negative bias applied on the gate-to-source, the effects of NBTI are evident by a decrease in the threshold voltage. The threshold voltage instability is more noticeable when a device is under a negative bias and subject to elevated temperatures. As a further example, metal-oxide-semiconductor field effect transistors (MOSFETs) including silicon carbide MOSFETs, experience a shift in the threshold voltage when subjected to combined voltage and temperature stressing. Thus, threshold voltage shift and NBTI have raised reliability concerns, hampering the product adoption, especially the introduction and exploitation of SiC devices into new market applications where SiC devices have unique operating characteristics, can operate at higher temperatures, and enable novel applications.

SUMMARY

[0005] One embodiment is a semiconductor device, having a semiconductor substrate comprising silicon carbide with a first surface and a second surface. There is a gate electrode disposed on a portion of the first surface of the substrate and a drain electrode disposed on the second surface of the substrate, with a dielectric layer disposed on the gate electrode, thereby covering the gate electrode. There is a remedial layer disposed about the dielectric layer, wherein the remedial layer is configured to mitigate negative bias temperature instability such that a change in threshold voltage is less than about 1 volt. In one example the change in threshold voltage occurs under a gate to source voltage bias and when a drain current is about 10 microamps with a $V_{DS} = 0.1$ V. A source electrode is disposed on the remedial layer, wherein the source electrode (such as aluminum, copper, and compositions thereof) is electrically coupled to a contact region of the semiconductor substrate. The device can be designed as a metal-oxide semiconductor field-effect transistor

(MOSFET), insulated gate bipolar transistors (IGBT), MOS controlled thyristor, and gate controlled thyristor.

[0006] In one example, the remedial layer comprises titanium. In another example the remedial layer comprises at least one of indium (In), nickel (Ni), molybdenum (Mo), tungsten (W), gold (Au), copper (Cu), tantalum (Ta), platinum (Pt), and compositions thereof. Also, adhesion layer may be used between the remedial layer and the dielectric layer. The remedial layer is typically configured to provide continuous conformal coverage of the dielectric layer.

[0007] In certain applications, the remedial layer comprises a conductive metal and provides continuous conformal coverage of the dielectric layer and serves as a conductor between the contact region and the source electrode. The device can further comprise a contact layer on the first surface of the substrate covering a portion of the contact region, wherein the remedial layer extends to cover at least a portion of the contact layer and serves as a conductor between the contact layer and the source electrode.

[0008] In another example where the remedial layer is not intended to serve as a conductor for the contact region, the remedial layer comprises at least one of silicon dioxide (SiO_2), silicon nitride (SiN_x), and polysilicon.

[0009] The remedial layer can have a thickness of less than about 300 nm, and in some cases less than about 20 nm.

[0010] While the device operates under normal temperature ranges, the device is further configured to operate at higher temperatures and maintain the V_{TH} . For example, the device operates at a temperature above 125 degrees Celsius, above 175 degrees Celsius, and even operates at a temperature above 300 degrees Celsius.

[0011] The gate electrode can comprise a polycrystalline silicon layer and a low resistance layer. There may also be an insulation layer, also called a gate oxide layer, between the gate electrode and the first surface of the substrate, wherein the insulation layer can be silicon dioxide. In one example the low resistance layer comprises at least one of a metal and a silicide.

[0012] According to one embodiment, a metal-oxide semiconductor field-effect transistor (MOSFET) device includes a gate electrode with a substrate comprising silicon carbide and having a surface that supports the gate electrode and defines a surface normal direction. The substrate has a drift region including a first dopant type so as to have a first conductivity type, a well region adjacent to the drift region and proximal to the surface, wherein the well region includes a second dopant type so as to have a second conductivity type, and wherein the well region includes a channel region disposed proximal to the gate electrode. There is a source contact region adjacent to the well region, and the source contact region has the first conductivity type. An inter-layer dielectric is disposed about the gate electrode and on a portion of the surface of the substrate having a contact layer disposed on a portion of the surface of the substrate covering a portion of the source contact region. There is a remedial layer disposed over the inter-layer dielectric and in contact with a portion of the surface of the substrate, wherein the remedial layer provides a continuous conformal coverage of the inter-layer dielectric. A source electrode is disposed over the remedial layer and in electrical contact with the source contact region.

[0013] In one example the device further comprises a body contact region of the second conductivity type adjacent to the source contact region within the substrate, wherein the contact layer substantially covers the body contact region and a portion of the source contact region, and wherein the source electrode is in electrical contact with the body contact region.

[0014] Yet another embodiment is a semiconductor device having a gate electrode with a substrate comprising silicon carbide and defining a major surface that

supports the gate electrode and defines a surface normal direction. A gate insulation layer is disposed on a portion of the major surface of the substrate between the substrate and the gate electrode, and a dielectric layer is disposed over the gate electrode and onto an adjacent portion of the major surface of the substrate. There is a contact layer disposed over a portion of the major surface of the substrate. A remedial layer is disposed over the dielectric layer and onto a portion of the major surface of the substrate. A second electrode extends over the remedial layer, wherein the second electrode is in electrical contact with the contact layer. In one example at least a portion of the remedial layer is disposed between the second electrode and the contact layer.

[0015] In one example the semiconductor device is selected from the group consisting of a vertical metal-oxide semiconductor field-effect transistor (MOSFET), a lateral MOSFET, an insulated gate bipolar transistors (IGBT), a MOS controlled thyristor, and a gate controlled thyristor.

[0016] These and other aspects, features, and advantages of this disclosure will become apparent from the following detailed description of the various aspects of the disclosure taken in conjunction with the accompanying drawings.

DRAWINGS

[0017] Embodiments described herein will become better understood when the following detailed description is read with reference to the accompanying drawings in which like characters represent like parts throughout the drawings, wherein:

[0018] Fig. 1 is a schematic cross-sectional view of a MOSFET configured in accordance with an example embodiment;

[0019] Fig. 2a is a schematic cross-sectional view of the area labeled “2” of the MOSFET of Fig. 1, illustrating a current path through the MOSFET;

[0020] Fig. 2b is a schematic cross-sectional view of the area labeled “2” of the MOSFET of Fig. 1, illustrating another embodiment of the MOSFET;

[0021] Fig. 3 is a schematic cross-sectional view of a conventional MOSFET;

[0022] Fig. 4 is a plot of drain current as a function of gate voltage for a conventional MOSFET such as in Fig. 3, before and after voltage and temperature stressing;

[0023] Fig. 5 is a plot of drain current as a function of gate voltage for the MOSFET of Fig. 1, including a remedial layer, before and after voltage and temperature stressing;

[0024] Fig. 6 is a plot of drain current as a function of gate voltage for the MOSFET of Fig. 1, including a remedial layer, before and after voltage and temperature stressing;

[0025] Fig. 7 is a diagrammatic depiction of a theory behind the NBTI issues;

[0026] Fig. 8 is a cross sectional perspective of the actual MOSFET device illustrating the constituent elements according to one embodiment; and

[0027] Fig. 9 is a flow chart illustrating the process steps for forming a semiconductor device with reduced negative bias temperature instability according to one embodiment.

DETAILED DESCRIPTION

[0028] Example embodiments are described below in detail with reference to the accompanying drawings, where the same reference numerals denote the same parts throughout the drawings. Some of these embodiments may address the above and

other needs. While many of the experiments have been conducted using SiC MOSFETs, the solutions and techniques detailed herein for mitigating NBTI may have applicability to other semiconductor devices such as insulated gate bipolar transistors (IGBT), MOS controlled thyristor, and gate controlled thyristor. For explanatory purposes, the MOS Controlled thyristor (MCT) has two MOSFETs built into the structure and is sensitive to a threshold voltage (V_{TH}) as further defined herein. It is also contemplated that the techniques detailed herein will also mitigate the effects related to positive bias threshold instability (PBTI) which refers to the V_{TH} effects that occur under a positive bias.

[0029] Referring to **Fig. 1**, therein is shown a device, such as a metal-oxide semiconductor field effect transistor (MOSFET) **100**, configured in accordance with an example embodiment. The MOSFET **100** can include a substrate **102** that includes semiconductor material, such as, for example, silicon carbide (SiC). The substrate **102** may be a semiconductor die or wafer that defines a major surface **104** and a surface normal direction or “thickness direction” t that extends normally from the surface and into the substrate, as well as directions transverse to the thickness direction (parallel to the local surface).

[0030] The surface **104** can support a gate electrode **106**. For example, the gate electrode **106** may be disposed on an insulation layer **108** that is in direct contact with the surface **104**, such that the insulation layer **108** is disposed between the gate electrode and the substrate **102**. In one example the insulation layer **108** extends along the surface **104** and can extend to any point up to the contact layer **126**. The gate electrode **106** may include a polycrystalline silicon layer **107**, and may also include a low resistance layer **109** formed, for example, of electrically conductive material (*e.g.*, metal and/or silicide). In one example silicide is used as the gate electrode layer. The gate electrode **106** may be configured to receive a gate voltage V_G . The insulation layer **108** also sometimes referred to as a gate oxide or gate dielectric may include electrically insulating material, such as silicon dioxide (SiO_2).

[0031] The substrate **102** can also define a second surface **110** that is in contact with a drain electrode **112**, which drain electrode can be configured to receive a drain voltage V_D . It is noted that **Fig. 1** is a schematic cross-sectional view of a single MOSFET cell. The full MOSFET device is typically comprised of large number of cells that are situated next to one another and share a common gate electrode **106** and drain electrode **112**.

[0032] The substrate **102** can include a drift region **114** and, adjacent thereto and proximal to the surface **104**, a well region **116**. The drift region **114** can be doped with a first dopant type so as to have a first conductivity type with first majority charge carriers and the well region **116** can be doped with a second dopant type so as to have a second conductivity type with second majority charge carriers. For example, the first and second majority charge carriers can be electrons and holes, respectively, such that the respective first and second conductivity types are n-type and p-type, as shown in **Fig. 1**; where the substrate is formed of SiC, the first dopant type can be, for example, one or more of nitrogen and phosphorus (“n-type dopants”), and the second dopant type can be, for example, one or more of aluminum, boron, gallium, and beryllium (“p-type dopants”).

[0033] The substrate **102** can further include a source contact region **122** that has the first conductivity type (n-type in the figure). The well region **116** can be disposed proximal to the contact region **122** such that the well region **116** can include therein a channel region **118** disposed proximal to the gate electrode **106**. For example, the channel region **118** may extend along the surface **104** under the gate electrode **106** (where “under” means further along the thickness direction t). In one embodiment, the source contact region first conductivity type **122** is disposed adjacent to the surface **104** and the well region **116** surrounds the contact region. The substrate **102** in one example also includes a body contact region **125** that has the second conductivity type (shown as p-type in **Fig. 1**). The body contact region **125** in this embodiment is disposed adjacent to the well region **116** and to the surface **104**.

[0034] A dielectric layer **120**, sometimes referred to as an inter-layer dielectric (ILD), covers the gate electrode **106** and the insulation layer **108**. In one example the dielectric layer is a material comprising phosphorous silicate glass (PSG). In this embodiment a remedial layer **123** covers the dielectric layer **120**. As depicted in this example, the remedial layer **123** is disposed on a portion of the substrate surface and extends over a portion or all of the contact layer **126**. The source electrode can be configured to receive a voltage source (VS).

[0035] A source electrode **124** (*e.g.*, formed of metal, such as aluminum) can be disposed over the remedial layer **123** and in electrical contact with both the source contact region **122** and the body contact region **125** (*e.g.*, through a contact layer **126** that may be formed, for example, of nickel), and the source electrode can be configured to receive a source voltage VS. In some embodiments, the remedial layer **123** is conductive (*e.g.*, formed of a conductive metal) and in contact with at least a portion of the contact region **122** so as to electrically connect the source electrode **124** and the contact region.

[0036] Referring to **Fig. 2a**, the remedial layer **123** contacts a portion of the substrate surface and covers at least some portion of the contact region of the first conductivity **122**, while in another example the remedial layer **123** covers at least a portion the contact region of the first conductivity type **122** up to the contact layer **126**. While in another embodiment the remedial layer covers at least a portion of the contact region and at least a portion of the contact layer **126**.

[0037] In operation, the MOSFET **100** in one embodiment acts as a switch. When a voltage difference $V_{DS} = V_D - V_S$ is applied between the drain electrode **112** and the source electrode **124**, an output current (I_{DS}) between those same electrodes can be modulated or otherwise controlled by an input voltage V_{GS} applied to the gate electrode **106**, wherein $V_{GS} = V_G - V_S$. For gate voltages V_G less than a “threshold voltage” (V_{TH}) of the MOSFET **100**, the current I_{DS} remains nominally at about zero (a relatively small leakage current may exist even for gate voltages below the threshold voltage). The threshold voltage V_{TH} is a function of, amongst other things, the

dimensions, materials, and doping levels in the MOSFET **100**, and MOSFETs are typically designed so as to exhibit a predetermined threshold voltage. Circuits including the MOSFET **100** can then be designed to the expected (predetermined) threshold voltage.

[0038] Conventional MOSFETs including silicon or SiC have been found to experience a shift in the threshold voltage when subjected to a potential difference between the gate and source electrodes **106**, **124** and particularly at elevated temperatures and for extended periods of time. In particular, the negative bias temperature instability (NBTI) has been a significant problem.

[0039] In **Fig. 2b**, the device is similar to the structure of **Fig. 2a**, except the remedial layer **123** does not extend to cover the contact layer **126**. Rather, the remedial layer **123** is configured to provide continuous conformal coverage of the inter-layer dielectric (ILD) **120** and in contact with a portion of the substrate. As the remedial layer **123** does not cover the contact layer **126**, the remedial layer is not required to be a conductive material.

[0040] Referring to **Fig. 3**, therein is shown a conventional MOSFET **200**. The conventional MOSFET **200** does not include an equivalent remedial layer between the source electrode **224** and the dielectric layer **220**. The MOSFET **200** can include a substrate **202** that includes semiconductor material (*e.g.*, SiC) and defines a major surface **204** and a surface normal direction or “thickness direction” *t*. The surface **204** can support an insulation layer **208** (*e.g.*, SiO₂), with a gate electrode **206**, including a polycrystalline silicon layer **207** and possibly a low resistance layer **209**, disposed on the insulation layer.

[0041] The substrate **202** can include a drift region **214** and, adjacent thereto and proximal to the surface **204**, a well region **216**. The drift region **214** can be doped to have a first conductivity type (*e.g.*, n-type) and the well region **216** can be doped so

as to have a second conductivity type (*e.g.*, p-type). The substrate **202** can further include a contact region **222** that has the first conductivity type (n-type in the figure). The well region **216** can be disposed adjacent to the contact region **222** such that the well region **216** can include therein a channel region **218** extending under the gate electrode **206**. The substrate **202** can also include a body contact region **225** that has the second conductivity type (p-type in the figure), the body contact region being disposed adjacent to the well region **216** and to the surface **204**. A dielectric layer **220** (*e.g.*, PSG) may cover the gate electrode **206** and the insulation layer **208**. A source electrode **224** can be disposed in contact with both the contact region **222** and the body contact region **225** (through, say, a contact layer **226**), and a source voltage V_S can be applied thereto.

[0042] The threshold voltage (V_{TH}) for a MOSFET is “a voltage not uniquely defined”, according to a common reference for device characterization techniques; Semiconductor Material and Device Characterization 2nd edition, Dieter K. Schroder, 1998, John Wiley & Sons. There are at least five different techniques for measuring V_{TH} , and for a specific example, they do not produce exactly the same results. The method employed herein is referred to as the “threshold drain current method”, wherein the gate voltage at a specified drain current is taken to be the threshold voltage.

[0043] **Fig. 4** is a plot of drain current as a function of gate voltage for a conventional MOSFET such as in **Fig. 3**, before and after voltage and temperature stressing. The threshold drain current method used herein for characterizing NBTI is a variation of the “sub-threshold technique”. Test conditions are such that the transfer curve measurements are taken on MOSFETs at constant stress temperature. First, the gate voltage is held at a constant -20 volts for 15 minutes and the V_{DS} is held at zero volts. Then, a small constant voltage is applied between the source and drain terminals (*e.g.* 100 milli-volts) and the gate voltage is swept from -10 volts to +10 volts, a range large enough to capture the lower current range of the MOSFET (*e.g.* less than 0.1 nano-amps in this particular case) up to the saturation current (*e.g.* approximately 16

milli-amps), defining the “post neg” transfer curve **420** depicted in **Fig. 4**. A constant voltage gate positive stress bias of +20 volts is then applied to the gate for an additional 15 minutes, with $V_{DS}=0V$. Finally, a similar reverse sweep of the gate voltage is conducted from +10 volts to -10 volts to capture the “post pos” transfer curve **410** with $V_{DS}=0.1 V$.

[0044] The results in **Fig. 4**, demonstrates the shift in the threshold voltage (*i.e.*, a shift in the voltage where I_{DS} increases significantly) following positive and negative gate bias stressing. The threshold voltage shift thus represents the effects of bias temperature instability (BTI).

[0045] As shown in **Fig. 4**, V_{TH} drift data is taken from an actual MOSFET without a remedial layer. The V_{TH} drift is taken as the voltage difference between the V_{TH} positive voltage stress value and the V_{TH} negative voltage stress value at 10 micro-amps of source to drain current. In this example the V_{TH} drift is approximately 6.9 volts. The vertical scale is the drain current (amps), the horizontal scale is the gate to source voltage (volts).

[0046] The use of 10 micro-amps as the threshold drain current of choice for V_{TH} determination is done for practical reasons. For example, it is small enough to reside on the linear sub-threshold portion of the semilog transfer curve, and is large enough to measure accurately and easy to extract from the data. The MOSFET parameters and test conditions for data collection are as follows: $V_{DS} = 0.1$ volt; Temp = 175 degrees; Celsius; gate oxide thickness (T_{ox}) = 500 Angstroms, Device Active Area = 0.067 cm^2 ; Area of one MOS cell = $1.6E-4 \text{ cm}^2$; channel width to length ratio (W/L) of one MOS cell = 6900. Scaling the threshold drain current to larger or smaller devices has a linear dependence on Device Active Area, Area of one MOS cell and W/L . Note however, that threshold current scales inversely with gate oxide thickness (T_{ox}). For background purposes, see for example, H.G. Lee, S.Y. Oh and G. Fuller, “A Simple and Accurate Method to Measure the Threshold Voltage of an Enhancement-Mode MOSFET”, IEEE Trans. Electron Dev. ED-29, 346-348, Feb, 1982.

[0047] Experiments have been conducted with various metals and the remedial layer has been shown to be effective in inhibiting NBTI effects such that the change in voltage threshold is less than 1 V. In certain examples, the VTH change has been even lower and certain materials have demonstrated a VTH change of less than 500 millivolts, while some other examples have shown a VTH change of less than 300 millivolts. The types of materials and thickness of the remedial layer contribute to the behavior and effects of the remedial layer.

[0048] Referring again to **Figs. 1** and **2a, 2b**, Applicants have discovered that MOSFETs that include a remedial or barrier layer, such as the remedial layer **123** in MOSFET **100**, mitigate or avoid the occurrence of BTI. Specifically, Applicants have repeated the above-described voltage and temperature stress tests for MOSFETs consistent with the MOSFET **100** of **Figs. 1** and **2a, 2b**, where the MOSFETs included SiC substrates, dielectric layers, aluminum source electrodes, and a remedial layer between the inter-layer dielectric and aluminum source layer. The results indicate that the proper remedial layer inhibits the BTI effects and allows for unique applications without the reliability concerns of the traditional devices.

[0049] Further experiments were conducted using other metals as the remedial layer that provides a barrier to the source metal. Based on the testing of certain alternative metals and extrapolating from the data, the following metals are believed to be suitable as a remedial layer for sufficiently inhibiting the effects of NBTI: indium (In), nickel (Ni), molybdenum (Mo), tungsten (W) titanium (Ti), gold (Au), copper (Cu), tantalum (Ta), and platinum (Pt). The metals of such metals and or alloys are also contemplated. Combinations of certain metals were tested as some metals, such as Ni, provide an adhesion layer that is beneficial when utilizing other metals. In one experiment a thin layer of Ni (10nm) was used to enhance the adhesion properties with another metal that was used as the remedial layer. Examples of combination metals include Au-Mo and Au-Ni.

[0050] Certain experiments were conducted using a remedial layer thickness of about 0.2 micron for the following metals: Au with 10nm Ni; Ni; Ta. The experimentation also included various thicknesses of Ti such as 20nm and 100nm. With respect to the remedial layer, the continuous conformal coating of the inter-layer dielectric from the Al source layer is effective at inhibiting the NBTI. It has been shown that a thickness of 20nm is effective at inhibiting NBTI and lesser thickness should also be sufficient as long as there is a continuous conformal coating of the inter-layer dielectric to separate it from the Al source layer. Depending upon the materials used for the remedial layer, a 10nm thickness of the remedial can be used in one embodiment. In another embodiment, a 5nm thickness of the remedial layer can be employed.

[0051] In addition to the metal materials used as the remedial layer, one embodiment does not use metals but rather materials such as silicon dioxide (SiO_2), silicon nitride (SiN_x or Si_3N_4), and polysilicon. As noted in **Fig. 2b**, the remedial layer in this example does not need to cover the contact layer and therefore does not have to be a conductive metal. It is believed that these materials will also sufficiently inhibit the NBTI effects.

[0052] The presence of silicon nitride or polysilicon as the remedial layer **123** is suspected to play a few roles. One role is played by both polysilicon and silicon nitride. The source electrode **124** (e.g.: Aluminum) will not be in contact with the interlayer dielectric **120** as the remedial layer **123** is inserted between the Aluminum and the ILD, so that the reaction between the ILD (e.g.: silicon dioxide) and the Aluminum will be suppressed. Silicon nitride is also a good diffusion barrier that blocks the migration of atomic hydrogen, so that any atomic hydrogen that might be generated will be blocked from moving into the active channel region by silicon nitride. Thus in one embodiment the remedial layer is placed proximal or about the ILD **120** wherein about refers to any location above, below or within the ILD **120**. Therefore, even if the silicon nitride is placed below the dielectric layer **120**, above the dielectric layer **120** or within the dielectric layer **120**, it is expected that the beneficial effect of

inhibiting NBTI will still occur. In the case of polysilicon, this material is known to contain a large number of grain boundaries and dangling silicon bonds that absorb atomic hydrogen and therefore, does not allow the atomic hydrogen to pass through it. So, as in the case of polysilicon, the remedial layer **123** could be placed below the dielectric layer **120**, above the dielectric layer **120** or within the dielectric layer **120**, and it is presumed that the beneficial effect of inhibiting NBTI will still occur. While **Fig. 2b** shows remedial layer **123** above ILD **120**, however placing remedial layer **123** anywhere between the source electrode **124** and gate electrode **106** is within the scope of this system.

[0053] The results of certain tests are presented in **Fig. 5** for the gate voltage (VGS) versus the output current (IDS). The testing shows the device characteristics prior to stressing **510** as well as the response after stressing **520**. The two curves **510**, **520** are essentially mapped on top of each other and do not demonstrate the threshold movement or NBTI effects such as illustrated in **Fig. 4**. These results show that MOSFETs including, for example, a remedial layer **123** having properties and characteristics detailed herein do not exhibit NBTI effects such as seen in conventional MOSFETs.

[0054] The MOSFETs including the remedial layer were additionally stressed for a time of 114 hours, and the results of those tests are presented in **Fig. 6**. The initial characteristic curve **610** illustrates the device performance prior to stressing whereas the post characteristic curve **620** shows the device performance following the post -20V stressing that was conducted for 114 hours. These results confirm that the MOSFETs including a remedial layer do not exhibit NBTI effects such as seen in conventional MOSFETs as the curves are substantially mapped on top of each other.

[0055] There are several explanations for the efficacy of the remedial layer **123** (**Figs. 1** and **2a, 2b**) in inhibiting NBTI in SiC-based semiconductor devices. The physics/chemistry is complex and while the exact mechanism may not be entirely

understood, the Applicants have discovered the necessary relationships and uncovered solutions to resolve the NBTI dilemma.

[0056] Some explanations for the NBTI issue for SiC devices may be explained with reference to **Fig. 7**, which again illustrates a portion of a conventional MOSFET such as shown in **Fig. 3** that excludes the remedial layer. In the illustrated embodiment, there is a SiC substrate **710** upon which an insulation layer **720** is deposited. On this insulation layer **720** the gate electrode **745** is formed. In this example the gate electrode **745** comprises a polysilicon layer **730** followed by a low resistance layer **740** such as silicide. A low temperature film (LTO) **750** is disposed upon the low resistance layer **740**. The thick dielectric layer **760** such as PSG covers the gate electrode **745** and the source electrode **770** is disposed onto the dielectric layer **760**.

[0057] Under typical environmental conditions, water (H₂O) molecules may be trapped within the MOSFET (*e.g.*, in the dielectric layer **760** or at interfaces between different layers). It is believed according to one theory that the trapped water molecules react at the interface between the source electrode **770** and the dielectric layer **760**, forming H⁺ and OH⁻ ions, and may also form other H-containing species (*e.g.*, H₂, H). The diffusivity of hydrogen is such that it can penetrate to the channel region of the MOSFET structure under low temperature and interact with defects that exist either at the interface or in the near interface gate oxide itself. Hydrogen can react with these defects to alter their electrical nature (*e.g.* passivating them). Under high temperature and strong attractive fields (VGS negative), these hydrogen bonds may be broken and the hydrogen will drift away from the interface region leaving behind defects which are effective hole traps that can acquire a net positive charge from the accumulated hole population in the channel in this bias condition. Thus the VTH can shift in the negative direction as there is a net positive charge at the interface.

[0058] It is suspected that this reaction may be facilitated when the source electrode **770** is formed of aluminum (Al), with both Al and Al oxide (Al₂O₃) present

at the interface with the dielectric layer **760**. Once generated, electric fields generated by the operation of the MOSFET and enhanced at concentration points (*e.g.*, at corners and edges of charged structures in the MOSFET) may act to ionize/further ionize the H-containing species (H^+ , OH, H_2 , H^-). At least some of the H-containing species may then diffuse to the interface between the insulation layer **720** (*e.g.*, SiO_2) and the SiC substrate **710** and/or the gate electrode **745**, thereby creating defects that can trap positive charges. Some of the H-containing species, as well as oxygen molecules and water molecules, may also diffuse through the source electrode **770** into the surrounding atmosphere. In any event, the excess of positive charges may remain at the interface and/or gate electrode **745** even after the large negative voltage has been removed from the gate electrode, with these charges causing a change in the threshold voltage of the MOSFET. Continuous and repeated application of the large bias can further provide a sink of positive charges at the interface between the insulation layer **720** and the SiC substrate **710** and/or at the gate electrode **745**.

[0059] Considering the MOSFET **100** of **Fig. 1**, according to one of the theories involving NBTI, water molecules may be trapped therein, and may dissociate under temperature and voltage stress to form variously charged H-containing species. However, a remedial layer inhibits the NBTI issue. In one postulation, depending upon the device structure, the remedial layer of appropriate composition, such as Ti, may act to getter the H-containing species that are generated from the dissociating water molecules. Gettering of the H-containing species may serve to prevent the H-containing species from accumulating at the interface between the insulation layer **720** and the substrate **710** and/or at the gate electrode **734**, thereby limiting any effect on the threshold voltage of the MOSFET. This may be especially important in the case of the H^+ ions that are further ionized by locally concentrated electric fields, which ions may be expected, based on Applicants' experimental results, to contribute significantly to NBTI in SiC devices. In another postulation, depending upon the device structure, the remedial layer serves to separate the source metal, such as Al, from the inter-layer dielectric. While the theories underlying the NBTI may not be entirely understood, the

present application provides detailed techniques and structures to inhibit the NBTI effects.

[0060] **Fig. 8** shows a cross-sectional view of one embodiment of the MOSFET such as the MOSFET of **Fig. 1**. The device comprises a SiC substrate **810** with a silicon dioxide layer **820** upon which the gate electrode is deposited. The gate electrode includes the polysilicon layer **830** and the silicide layer **840**. There is an inter-layer dielectric (ILD) layer **850**, such as PSG, and a remedial layer **860**, such as Ti, that covers the ILD. The source electrode **870**, such as Al, covers the remedial layer **860** and extends to the n+ source contact region **890**. The p- base (also referred to as p- well) region **880** is also visible in this cross-sectional perspective. As noted, the source layer **870** is dramatically thicker than the remedial layer **860**.

[0061] The MOSFET including the remedial layer can be fabricated using standard microelectronic fabrication processes. These processes can include, for example, lithography, film deposition/growth methods (*e.g.*, physical and chemical vapor deposition, plating, oxidation, etc.), crystal growth methods, and wet and dry etching methods.

[0062] Referring to **Fig. 9**, the MOSFET such as shown in **Fig. 1** is fabricated and in one example is processed by providing a SiC substrate and processing according to the typical processing steps including forming a gate electrode on the SiC substrate **910**. The gate electrode in one example is formed with a polysilicon layer, and a low resistance layer such as a Silicide. A dielectric layer is deposited on the gate electrode **920**. A remedial layer is then deposited on the dielectric layer **930** such that the remedial layer provides continuous conformal coverage of the inter-dielectric layer. As shown in **Fig. 2a**, the remedial layer can extend over the contact layer if a conductive metal is employed. In another example such as shown in **Fig. 2b**, the remedial layer can cover the inter-dielectric layer with a continuous conformal layer but does not need to extend to the contact layer. In this latter example, the remedial layer can be a metal or another material such as polysilicon, silicon dioxide, or silicon nitride. A source

electrode metal, such as aluminum, is formed over the remedial layer and extends to the contact layer **940**. The usage of the remedial layer, separating the source electrode from the dielectric layer, provides for inhibiting negative bias temperature instability **950**. In one example the NBTI is inhibited such that the voltage threshold (VTH) is less than 1 volt.

[0063] The devices with the remedial layer have been tested for repeatability and in various operating conditions. Certain NBTI characterization experiments have operated the MOSFET devices with the remedial layer for repeatability and stress. One of the experiments examined the temperature characteristics according to the Arrhenius activation energy. The MOSFET devices with the remedial layer were tested from about -50 to 300 degrees Celsius and demonstrated high stability. This operating temperature range is much higher than other devices and also much higher when considering the NBTI effects are inhibited. Furthermore, it is believed that higher temperature ranges are also achievable above 300 degrees Celsius.

[0064] Such high temperature operation using the designs of the present device is atypical in the semiconductor industry. In one conventional approach, there is careful consideration of materials that are close in relation to the coefficient of thermal expansion (CTE) of the semiconductor. However, one embodiment of the present design includes a large CTE mismatch in the metal-semiconductor design and yet the device operates reliably at 300 degrees Celsius. The selection of Al as the source metal also allows for superior interconnect properties.

[0065] It is to be understood that the above description is intended to be illustrative, and not restrictive. For example, the above-described embodiments (and/or aspects thereof) may be used in combination with each other. In addition, many modifications may be made to adapt a particular situation or material to the teachings of the various embodiments without departing from their scope. While the dimensions and types of materials described herein are intended to define the parameters of the various embodiments, they are by no means limiting and are merely

exemplary. Many other embodiments will be apparent to those of skill in the art upon reviewing the above description. The scope of the various embodiments should, therefore, be determined with reference to the appended claims, along with the full scope of equivalents to which such claims are entitled. In the appended claims, the terms “including” and “in which” are used as the plain-English equivalents of the respective terms “comprising” and “wherein.” Moreover, in the following claims, the terms “first,” “second,” and “third,” etc. are used merely as labels, and are not intended to impose numerical requirements on their objects. Further, the limitations of the following claims are not written in means-plus-function format and are not intended to be interpreted based on 35 U.S.C. § 112, sixth paragraph, unless and until such claim limitations expressly use the phrase “means for” followed by a statement of function void of further structure. It is to be understood that not necessarily all such objects or advantages described above may be achieved in accordance with any particular embodiment. Thus, for example, those skilled in the art will recognize that the systems and techniques described herein may be embodied or carried out in a manner that achieves or optimizes one advantage or group of advantages as taught herein without necessarily achieving other objects or advantages as may be taught or suggested herein.

[0066] While the invention has been described in detail in connection with only a limited number of embodiments, it should be readily understood that the invention is not limited to such disclosed embodiments. Rather, the invention can be modified to incorporate any number of variations, alterations, substitutions or equivalent arrangements not heretofore described, but which are commensurate with the spirit and scope of the invention. Additionally, while various embodiments of the invention have been described, it is to be understood that aspects of the disclosure may include only some of the described embodiments. Accordingly, the invention is not to be seen as limited by the foregoing description, but is only limited by the scope of the appended claims.

[0067] This written description uses examples to disclose the invention, including the best mode, and also to enable any person skilled in the art to practice the invention, including making and using any devices or systems and performing any incorporated methods. The patentable scope of the invention is defined by the claims, and may include other examples that occur to those skilled in the art. Such other examples are intended to be within the scope of the claims if they have structural elements that do not differ from the literal language of the claims, or if they include equivalent structural elements with insubstantial differences from the literal language of the claims.

WHAT IS CLAIMED IS:

1. A semiconductor device, comprising:
 - a semiconductor substrate comprising silicon carbide, said substrate having a first surface and a second surface;
 - a gate electrode disposed on a portion of the first surface of the substrate;
 - a drain electrode disposed on the second surface of the substrate;
 - a dielectric layer disposed on the gate electrode;
 - a remedial layer disposed about the dielectric layer, wherein said remedial layer is configured to mitigate negative bias temperature instability such that a change in threshold voltage is less than about 1 volt; and
 - a source electrode disposed on said remedial layer, wherein said source electrode is electrically coupled to a contact region of the semiconductor substrate.
2. The device according to Claim 1, wherein said remedial layer is disposed on the dielectric layer, and the remedial layer comprises titanium (Ti).
3. The device according to Claim 1, wherein said remedial layer is disposed on the dielectric layer, and the remedial layer comprises at least one of indium (In), nickel (Ni), molybdenum (Mo), tungsten (W), gold (Au), copper (Cu), tantalum (Ta), platinum (Pt), and compositions thereof.
4. The device according to Claim 3, wherein said remedial layer further comprises an adhesion layer between the remedial layer and the dielectric layer.
5. The device according to Claim 1, wherein said remedial layer comprises at least one of silicon dioxide (SiO₂), silicon nitride (SiN_x), and polysilicon.
6. The device according to Claim 5, wherein said remedial layer is disposed on the dielectric layer, within the dielectric layer, or below the dielectric layer.

7. The device according to Claim 1, wherein said source electrode comprises at least one of aluminum (Al), copper (Cu), and compositions thereof.
8. The device according to Claim 1, wherein said remedial layer has a thickness of less than about 300 nm.
9. The device according to Claim 1, wherein said remedial layer has a thickness of less than about 20 nm.
10. The device according to Claim 1, wherein said remedial layer is configured to provide continuous conformal coverage of the dielectric layer.
11. The device according to Claim 1, further comprising a contact layer on said first surface of the substrate covering a portion of the contact region, wherein said remedial layer extends to cover at least a portion of the contact layer and serves as a conductor between the contact layer and the source electrode.
12. The device according to Claim 1, wherein said change in threshold voltage occurs under a gate to source voltage bias and when a drain current is about 10 microamps with a $V_{DS} = 0.1$ V.
13. The device according to Claim 1, wherein the device operates at a temperature above 125 degrees Celsius.
14. The device according to Claim 1, wherein the device operates at a temperature above 175 degrees Celsius.
15. The device according to Claim 1, wherein the device operates at a temperature above 300 degrees Celsius.

16. The device according to Claim 1, wherein a portion of the source electrode is disposed on a portion of the first surface of the substrate.
17. The device according to Claim 1, wherein said gate electrode comprises a polycrystalline silicon layer and a low resistance layer.
18. The device according to Claim 1, further comprising an insulation layer between said gate electrode and said first surface of the substrate, wherein said insulation layer is silicon dioxide (SiO₂).
19. The device according to Claim 18, wherein said low resistance layer comprises at least one of a metal and a silicide.
20. The device according to Claim 1, wherein said device comprises a metal-oxide field-effect transistor (MOSFET), an insulated gate bipolar transistors (IGBT), MOS controlled thyristor, and gate controlled thyristor.
21. A metal-oxide field-effect transistor (MOSFET) device, comprising:
a gate electrode;
a substrate comprising silicon carbide and having a surface that supports said gate electrode and defines a surface normal direction, said substrate including:
a drift region including a first dopant type so as to have a first conductivity type;
a well region adjacent to said drift region and proximal to said surface, said well region including a second dopant type so as to have a second conductivity type, said well region including a channel region disposed proximal to said gate electrode; and
a source contact region adjacent to the well region, said source contact region having the first conductivity type;

an inter-layer dielectric disposed about said gate electrode and on a portion of the surface of said substrate;

a contact layer disposed on a portion of the surface of said substrate covering a portion of the source contact region;

a remedial layer disposed over the inter-layer dielectric and in contact with a portion of said surface of the substrate, said remedial layer providing a continuous conformal coverage of the inter-layer dielectric; and

a source electrode disposed over said remedial layer and in electrical contact with the source contact region.

22. The device according to Claim 21, wherein said remedial layer is configured to inhibit negative bias temperature instability by maintaining a change in voltage threshold below 1 volt.

23. The device according to Claim 21, further comprising a body contact region of the second conductivity type adjacent to the source contact region within the substrate, wherein the contact layer substantially covers the body contact region and a portion of the source contact region, and wherein the source electrode is in electrical contact with the body contact region.

24. The device according to Claim 21, wherein said remedial layer comprises at least one of titanium (Ti), indium (In), nickel (Ni), molybdenum (Mo), tungsten (W), gold (Au), copper (Cu), tantalum (Ta), platinum (Pt), and compositions thereof.

25. A semiconductor device, comprising:

a gate electrode;

a substrate comprising silicon carbide and defining a major surface that supports the gate electrode and defines a surface normal direction;

a gate insulation layer disposed on a portion of the major surface of the substrate between the substrate and the gate electrode;

a dielectric layer disposed over the gate electrode and onto an adjacent portion of the major surface of the substrate;

a contact layer disposed over a portion of the major surface of the substrate;

a remedial layer disposed over the dielectric layer and onto a portion of the major surface of the substrate; and

a second electrode extending over the remedial layer, wherein the second electrode is in electrical contact with the contact layer.

26. The semiconductor device of Claim 25, wherein at least a portion of the remedial layer is disposed between the second electrode and the contact layer.

27. The semiconductor device of Claim 25, wherein the second electrode is a source electrode.

28. The semiconductor device of Claim 25, wherein the semiconductor device comprises a metal-oxide semiconductor field-effect transistor (MOSFET).

29. The semiconductor device of Claim 25, wherein the semiconductor device is selected from the group consisting of a vertical metal-oxide semiconductor field-effect transistor (MOSFET), a lateral MOSFET, an insulated gate bipolar transistors (IGBT), a metal-oxide semiconductor (MOS) controlled thyristor, and a gate controlled thyristor.








Fig. 1

2/8

*Fig. 2A**Fig. 2B*

3/8

***Fig. 3*** (Prior Art)







Fig. 5








Fig. 6

7/8

*Fig. 7**Fig. 8*

8/8

***Fig. 9***

INTERNATIONAL SEARCH REPORT

International application No

PCT/US2012/030855

A. CLASSIFICATION OF SUBJECT MATTER INV. H01L29/45 H01L29/49 H01L29/78 H01L29/739 ADD.		
According to International Patent Classification (IPC) or to both national classification and IPC		
B. FIELDS SEARCHED Minimum documentation searched (classification system followed by classification symbols) H01L Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) EPO-Internal, WPI Data		
C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	WO 2010/143376 A1 (PANASONIC CORP [JP]; NIWAYAMA MASAHIKO; UCHIDA MASAO) 16 December 2010 (2010-12-16) the whole document	1-4,6-29
X	US 2009/090920 A1 (ENDO TAKESHI [JP] ET AL) 9 April 2009 (2009-04-09) paragraph [0035] - paragraph [0045]; figure 1	1,2,4, 6-29
X	US 2003/107041 A1 (TANIMOTO SATOSHI [JP] ET AL) 12 June 2003 (2003-06-12) paragraph [0246] - paragraph [0279]; figures 29A-33A10	1,5-20
	----- -/-	
☒ Further documents are listed in the continuation of Box C. ☒ See patent family annex.		
* Special categories of cited documents : "A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier application or patent but published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art "&" document member of the same patent family		
Date of the actual completion of the international search 16 August 2012		Date of mailing of the international search report 24/08/2012
Name and mailing address of the ISA/ European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Fax: (+31-70) 340-3016		Authorized officer Lantier, Roberta

INTERNATIONAL SEARCH REPORT

International application No
PCT/US2012/030855

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	OKAYAMA ET AL: "Bias-stress induced threshold voltage and drain current instability in 4H-SiC DMOSFETs", SOLID STATE ELECTRONICS, ELSEVIER SCIENCE PUBLISHERS, BARKING, GB, vol. 52, no. 1, 23 November 2007 (2007-11-23), pages 164-170, XP022360435, ISSN: 0038-1101, DOI: 10.1016/J.SSE.2007.07.031 the whole document	1,12,22
A	----- LELIS A J ET AL: "Time Dependence of Bias-Stress-Induced SiC MOSFET Threshold-Voltage Instability Measurements", IEEE TRANSACTIONS ON ELECTRON DEVICES, IEEE SERVICE CENTER, PISCATAWAY, NJ, US, vol. 55, no. 8, 1 August 2008 (2008-08-01), pages 1835-1840, XP011231855, ISSN: 0018-9383, DOI: 10.1109/TED.2008.926672 the whole document	1,12,22
A	----- GURFINKEL M ET AL: "Ultra-Fast Characterization of Transient Gate Oxide Trapping in SiC Mosfets", PHYSICS SYMPOSIUM, 2007. PROCEEDINGS. 45TH ANNUAL. IEEE INTERNATIONAL, IEEE, PI, 1 April 2007 (2007-04-01), pages 462-466, XP031175116, DOI: 10.1109/RELPHY.2007.369934 ISBN: 978-1-4244-0918-1 the whole document	1,12,22
A	----- W. WONDRACK ET AL: "SiC devices for advanced power and high-temperature applications", IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, vol. 48, no. 2, 1 April 2001 (2001-04-01), pages 307-308, XP55035227, ISSN: 0278-0046, DOI: 10.1109/41.915409 the whole document	13-15
A	----- US 2009/242901 A1 (MATOCHA KEVIN SEAN [US] ET AL) 1 October 2009 (2009-10-01) paragraph [0008] - paragraph [0009]; figure 15	17,19

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/US2012/030855

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
WO 2010143376	A1	16-12-2010	NONE

US 2009090920	A1	09-04-2009	DE 102008042170 A1 09-04-2009
			JP 2009094203 A 30-04-2009
			US 2009090920 A1 09-04-2009

US 2003107041	A1	12-06-2003	DE 10257902 A1 10-07-2003
			JP 3559971 B2 02-09-2004
			JP 2003243654 A 29-08-2003
			US 2003107041 A1 12-06-2003
			US 2005093000 A1 05-05-2005

US 2009242901	A1	01-10-2009	NONE
