



- (51) **International Patent Classification:**
H01L 21/8234 (2006.01) *H01L 21/8238* (2006.01)
- (21) **International Application Number:**
PCT/US2010/021999
- (22) **International Filing Date:**
25 January 2010 (25.01.2010)
- (25) **Filing Language:** English
- (26) **Publication Language:** English
- (30) **Priority Data:**
12/359,764 26 January 2009 (26.01.2009) US
- (71) **Applicant** (for all designated States except US): **GLOB-ALFOUNDRIES INC.**; Maple Corporate Services Limited, P.O. Box 309, Ugland House, Grand Caymen, KY1-1194 (KY).
- (72) **Inventors; and**
- (75) **Inventors/Applicants** (for US only): **PAL, Rohit** [IN/US]; 5 Greenhill Drive, #18c, Fishkill, New York 12524 (US). **YANG, Frank Bin** [CN/US]; 424 Diablo Court, Mahwah, New Jersey 07430 (US).
- (74) **Agent:** **MADILL, Erin**; Ingrassia Fisher & Lorenz, P.C., 7010 E. Cochise Rd., Scottsdale, Arizona 85253 (US).
- (81) **Designated States** (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM,

AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

- (84) **Designated States** (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).


Declarations under Rule 4.17:

— as to the identity of the inventor (Rule 4.17(i))

Published:

- with international search report (Art. 21(3))
— with amended claims (Art. 19(1))

(54) **Title:** METHODS FOR FABRICATING MOS DEVICES HAVING EPITAXIALLY GROWN STRESS-INDUCING SOURCE AND DRAIN REGIONS



(57) **Abstract:** Methods of fabricating a semiconductor device (100) on and in a semiconductor substrate (110) having a first region (180) and a second region (200) are provided. In accordance with an exemplary embodiment of the invention, a method comprises forming a first gate stack (124) overlying the first region (180) and a second gate stack (128) overlying the second region (200), etching into the substrate (110) first recesses (142) and second recesses (142), the first recesses (142) aligned at least to the first gate stack (124) in the first region (180), and the second recesses (142) aligned at least to the second gate stack (128) in the second region (200), epitaxially growing a first stress-inducing monocrystalline material (150) in the first and second recesses (142), removing the first stress-inducing monocrystalline material (150) from the first recesses (142), and epitaxially growing a second stress-inducing monocrystalline material (170) in the first recesses (142), wherein the second stress-inducing monocrystalline material (170) has a composition different from the first stress-inducing monocrystalline material (150).

METHODS FOR FABRICATING MOS DEVICES HAVING EPITAXIALLY GROWN STRESS-INDUCING SOURCE AND DRAIN REGIONS

FIELD OF THE INVENTION

[0001] The present invention generally relates to methods for fabricating semiconductor devices, and more particularly relates to methods for fabricating metal oxide semiconductor devices having epitaxially-grown, stress-inducing source and drain regions.

BACKGROUND OF THE INVENTION

[0002] The majority of present day integrated circuits (ICs) are implemented by using a plurality of interconnected field effect transistors (FETs), also called metal oxide semiconductor field effect transistors (MOSFETs or MOS transistors). The ICs are usually formed using both P-channel and N-channel FETs in which case the IC is referred to as a complementary MOS or CMOS IC. There is a continuing trend to incorporate more circuitry having greater complexity on a single IC chip. To continue this trend, the size of each individual device in the circuit and the spacing between device elements, or the pitch, are reduced for each new technology generation. Further, as the pitch is scaled to smaller dimensions, the thickness of gate insulators and electrodes used in the gate stacks of these devices is also reduced.

[0003] It is well known that the performance of a transistor device can be improved by applying an appropriate stress to the channel region to enhance the mobility of majority carriers. For example, the mobility of electrons, the majority carrier in an N-channel MOS (NMOS) transistor can be increased by applying a tensile longitudinal stress to the channel. Similarly, the mobility of holes, the majority carrier in a P-channel MOS (PMOS) transistor, can be increased by applying a compressive longitudinal channel stress. Tensile and compressive stress liner films have been incorporated as channel stress-inducing layers for both NMOS and PMOS devices, respectively, for the 65 nm, 45 nm, and 32 nm technology generations. However, because the thickness of these films decreases with device pitch, the stress applied, and thus the performance benefit achieved, also declines with each new generation. Further, as the thickness of gate stacks is reduced in advanced devices, the likelihood of channel contamination by impurity dopants from high energy ion implantation processes is increased.

[0004] Accordingly, it is desirable to provide methods for fabricating MOS devices having epitaxially-grown, stress-inducing source and drain regions. In addition, it is

desirable to provide methods for epitaxially growing stress-induced source and drain regions using fewer process steps. Further, is it also desirable to provide such methods that alleviate the need to use ion implantation as a means of doping source and drain regions. Furthermore, other desirable features and characteristics of the present invention will become apparent from the subsequent detailed description of the invention and the appended claims, taken in conjunction with the accompanying drawings and this background of the invention.

BRIEF SUMMARY OF THE INVENTION

[0005] Methods are provided for fabricating a semiconductor device on and in a semiconductor substrate having a first region and a second region. In accordance with an exemplary embodiment of the invention, one method comprises forming a first gate stack overlying the first region and a second gate stack overlying the second region, etching into the substrate first recesses and second recesses, the first recesses aligned at least to the first gate stack in the first region, and the second recesses aligned at least to the second gate stack in the second region, epitaxially growing a first stress-inducing monocrystalline material in the first and second recesses, removing the first stress-inducing monocrystalline material from the first recesses, and epitaxially growing a second stress-inducing monocrystalline material in the first recesses, wherein the second stress-inducing monocrystalline material has a composition different from the first stress-inducing monocrystalline material.

[0006] A method is provided for fabricating a semiconductor device on and in a semiconductor substrate having a first region and a second region in accordance with another exemplary embodiment of the invention. The method comprises the steps of forming a first gate stack having first sidewalls overlying the first region, forming a second gate stack having second sidewalls overlying the second region, forming first sidewall spacers overlying the first sidewalls of the first gate stack, forming second sidewall spacers overlying the second sidewalls of the second gate stack, etching into the substrate first recesses and second recesses, the first recesses disposed in the first region and aligned to the first gate stack and the first sidewall spacers, and the second recesses disposed in the second region and aligned to the second gate stack and the second sidewall spacers, epitaxially growing an in situ-doped compressive stress-inducing monocrystalline material in the first and second recesses, removing the in situ-doped compressive stress-inducing monocrystalline material from the first recesses, and epitaxially growing an in situ-doped tensile stress-inducing monocrystalline material in the first recesses.

BRIEF DESCRIPTION OF THE DRAWINGS

[0007] The present invention will hereinafter be described in conjunction with the following drawing figures, wherein like numerals denote like elements, and wherein:

[0008] FIGS. 1 – 7 illustrate schematically, in cross-section, methods for fabricating a semiconductor device having in situ-doped, epitaxially-grown stress-inducing source and drain regions in accordance with an exemplary embodiment of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

[0009] The following detailed description of the invention is merely exemplary in nature and is not intended to limit the invention or the application and uses of the invention. Furthermore, there is no intention to be bound by any theory presented in the preceding background of the invention or the following detailed description of the invention.

[0010] Conventionally, epitaxially forming source and drain regions for NFET and PFET devices involves a separate set of processing steps for each device type. Following the formation of gate stacks in both PFET and NFET regions, a first set of processing steps is used to form the source and drain of one of these device types. This sequence is followed by a second, similar set of steps to form the source and drain of the other device type. Each set of processing steps typically includes: 1) deposition of a blanket dielectric layer in both NFET and PFET regions, 2) lithographic formation of a soft mask overlying the first (PFET or NFET) region, 3) an anisotropic etch of the dielectric layer in the second (unprotected) region to form sidewall spacers on the gate stack in that region, 4) an anisotropic etch to form source/drain recesses self-aligned to the gate stack in the second region, 5) growth of a suitably stress-inducing epitaxial material (tensile for NFET or compressive for PFET) in the source/drain recesses of the second region, and 6) removal of the dielectric layer in the first region. Masking protection then is applied to the completed device, and these processing steps are repeated for the other device type.

[0011] The various embodiments of the present invention describe methods for fabricating NMOS and PMOS transistors having epitaxially-grown, stress-inducing source and drain regions. In contrast to the conventional method described above, these methods include a single etch step to form source and drain recesses self-aligned to the gate stacks of both NMOS and PMOS devices. The recesses of both device types are filled with a first epitaxial monocrystalline material having either compressive or tensile stress-inducing properties. The first epitaxial material remains in the source/drain recess of the device type it is suited

for, and is removed from the other recess and subsequently replaced with a second epitaxial monocrystalline material having stress-inducing properties opposite those of the first material. Accordingly, NMOS and PMOS devices may be fabricated having performance-enhancing stress-inducing source/drain regions using a simplified processing sequence. Such a process sequence requires fewer lithography and etch steps when compared to alternative processes. In accordance with other embodiments, the source and drain regions may be in situ-doped during the epitaxial growth process with P or N-type impurity dopants suitable for each device.

[0012] FIGS. 1 – 7 illustrate schematically, in cross section, methods for forming a semiconductor device 100 having PMOS and NMOS transistors with epitaxially-grown stress-inducing source and drain regions, in accordance with various exemplary embodiments of the invention. While the fabrication of portions of one NMOS and one PMOS transistor is illustrated, it will be appreciated that the methods depicted in FIGS. 1 – 7 can be used to fabricate any number of such transistors. Various steps in the manufacture of MOS components are well known and so, in the interest of brevity, many conventional steps will only be mentioned briefly herein or will be omitted entirely without providing the well known process details.

[0013] Referring to FIG. 1, in accordance with an exemplary embodiment, the method begins by providing a semiconductor substrate 110. The semiconductor substrate can be silicon, germanium, a III-V material such as gallium arsenide, or another semiconductor material. Semiconductor substrate 110 will hereinafter be referred to for convenience, but without limitation, as a silicon substrate. The term "silicon substrate" is used herein to encompass the relatively pure silicon materials typically used in the semiconductor industry as well as silicon admixed with other elements such as germanium, carbon, and the like. The silicon substrate may be a bulk wafer comprising monocrystalline silicon or, as shown in FIG. 1, may be a thin layer 106 of monocrystalline silicon on an insulating layer 104 (commonly known as silicon-on-insulator, or SOI) that, in turn, is supported by a carrier wafer 102. The thickness of thin silicon layer 106 may vary depending on the intended application of semiconductor device 100 and, in one embodiment, layer 106 is from about 80 nanometers (nm) to about 100 nm thick. Isolation regions 118 are formed that extend through thin silicon layer 106 to insulating layer 104. The isolation regions are preferably formed by well known shallow trench isolation (STI) techniques in which trenches are etched into thin silicon layer 106, the trenches are filled with a dielectric material such as a deposited silicon oxide, and the excess silicon oxide is removed by chemical mechanical

planarization (CMP). Isolation regions 118 are used to electrically isolate an NFET region 180 and a PFET region 200 upon which gate stacks for NFET and PFET transistors, respectively, are subsequently formed. At least a surface region 108 of silicon substrate 110 is impurity doped, for example by forming an N-type well region in PFET region 200 and a P-type well region in NFET region 180 for the fabrication of PFET and NFET transistors, respectively.

[0014] Gate stacks 124 and 128 are formed overlying NFET and PFET regions 180 and 200, respectively. Gate stacks 124 and 128 typically each comprise a gate insulator (not shown) overlying the surface of thin silicon layer 106 and a gate electrode overlying the gate insulator. The composition of the gate insulator will depend on the technology generation and intended application of device 100 and may comprise either thermally grown silicon dioxide (SiO_2), or a deposited dielectric such as silicon oxide (SiO_x) where x is a number greater than zero, silicon nitride, silicon oxynitride, or a high dielectric constant (high- k) material such as, for example, hafnium dioxide (HfO_2), or a hafnium silicon oxide (HfSi_xO_y) where x and y are greater than zero, or the like, or a combination of these. It should be understood that, as used herein, references to deposited films of either silicon nitride or silicon oxynitride are intended to include both stoichiometric and non-stoichiometric compositions of these materials. The composition of the gate electrode for each gate stack is also application/technology generation dependent and may comprise, for example, impurity-doped polycrystalline silicon. The gate electrode may also be of a composite type having a layer of polycrystalline silicon overlying a metal-comprising layer such as, for example, titanium nitride (TiN), tantalum nitride (TaN), tungsten nitride (WN), or the like, as is well known in the art. Each of gate stacks 124 and 128 also typically includes a capping layer overlying the gate electrode comprising, for example, silicon nitride, SiO_x , or silicon oxynitride or other suitable material to protect the gate electrode during subsequent processing steps.

[0015] Next, a sidewall spacer layer 130 comprising a dielectric material such as, for example, silicon oxynitride or preferably silicon nitride, is blanket-deposited overlying the surface of device 100 including regions 180 and 200 and gate stacks 124 and 128. Sidewall spacer layer 130 may be deposited, for example, by a plasma enhanced chemical vapor deposition (PECVD) process using silane (SiH_4) and either ammonia (NH_3) or nitrogen (N_2) in the presence of an argon (Ar) plasma. Layer 130 may also be deposited using low pressure chemical vapor deposition (LPCVD) with either SiH_4 and NH_3 , or with

dichlorosilane (SiH_2Cl_2) and NH_3 . The thickness of sidewall spacer layer 130 is in a range of from about 5 nm to about 15 nm.

[0016] The method continues with the anisotropic etch of sidewall spacer layer 130 to form first sidewall spacers 132 and 134 on the sidewalls of gate stacks 124 and 128, respectively, as illustrated in FIG. 2. This etch may be performed using, for example, plasma or reactive ion etching (RIE) using chemistries based upon carbon trifluoride/oxygen (CHF_3/O_2) to etch silicon nitride, and CHF_3 or carbon tetrafluoride (CF_4) to etch silicon oxynitride. This etch is performed so as to remove sidewall spacer layer 130 from the region of thin silicon layer 106 whereon source and drain recesses are to be subsequently formed, and to form first sidewall spacers 132 and 134 to the desired thickness. The thickness of first sidewall spacers 132 and 134 will depend upon the thickness of sidewall spacer layer 130 and the intended application and technology generation that device 100 is fabricated for, and in one embodiment, is between about 4 nm and about 12 nm at their base along surface region 108.

[0017] Referring to FIG. 3, source and drain recesses 142 are anisotropically etched into thin silicon layer 106 proximate and self-aligned to gate stacks 124 and 128 using these gate stacks and first sidewall spacers 132 and 134 as etch masks. During this etch, the thickness of first sidewall spacers 132 and 134 may be somewhat eroded. Source and drain recesses 142 can be etched by, for example, RIE using a hydrogen bromide (HBr) and O_2 chemistry. According to one exemplary embodiment, source and drain recesses 142 are etched to a depth of from about 50 nm to about 90 nm, and preferably to a depth of between from about 50 nm to about 65 nm deep. Preferably, the etch depth is controlled to maintain at least about 10 nm of thin silicon layer 106 between the bottom of recesses 142 and insulating layer 104.

[0018] Referring to FIG. 4, a first stress-inducing monocrystalline material layer 150 comprising silicon (Si) is epitaxially grown in source and drain recesses 142 of both NFET and PFET regions 180 and 200, respectively. The epitaxial process is performed selectively to silicon surfaces so that growth on non-silicon surfaces such as first sidewall spacers 132 and 134, and the gate electrode capping layer overlying gate stacks 124 and 128 is prevented. The first stress-inducing monocrystalline material layer 150 can be grown, for example, by the reduction of SiH_4 or SiH_2Cl_2 in the presence of hydrochloric acid (HCl) added as an etchant to control growth selectivity. Layer 150 is formed as a compressive stress-inducing layer by the introduction of additional compressive stress-inducing elements. These elements include, for example, germanium (Ge) or tin (Sn), which are thereby

incorporated into the crystalline lattice to form embedded silicon/germanium (eSi:Ge) or silicon/tin (eSi:Sn) layers, respectively. Preferably, the embedded compressive stressor is eSi:Ge that may be formed by a high temperature reaction between the silicon precursors and germane gas (GeH_4), with HCl gas added as the etchant. These materials may be used to apply a compressive stress to channels 154 and 158 underlying gate stacks 124 and 128, respectively. In another embodiment, the eSi:Ge material includes up to about 50 atomic % Ge, and preferably contains from about 20 atomic % to about 30 atomic % Ge. In a further exemplary embodiment, monocrystalline material layer 150 is impurity-doped with a P-type dopant element such as, for example, boron (B) by adding, for example, diborane (B_2H_6) to epitaxial growth reactants during formation. The use of such a compressive stress-inducing source and drain material combined with a P-type dopant is especially efficacious to the performance of a PFET device.

[0019] Next, a hard mask layer 160 comprising a dielectric material such as, for example, silicon oxynitride or preferably silicon nitride, is blanket-deposited overlying regions 180 and 200 including gate stacks 124 and 128, first spacers 132 and 134, and first stress-inducing monocrystalline material layer 150. Hard mask layer 160 may be deposited in a manner previously described with reference to sidewall spacer layer 130 to a thickness in a range of from about 5 nm to about 15 nm. In one embodiment, hard mask layer 160 is deposited as a compressively stressed layer. Hard mask layer 160 can be deposited as a compressively stressed layer by adjusting the deposition reactants and deposition conditions in known manner.

[0020] A photoresist mask 164 then is formed overlying hard mask layer 160 in PFET region 200, as illustrated in FIG. 5. Photoresist mask 164 is formed using a suitable lithography process and is used as an etch mask for the anisotropic etch of hard mask layer 160 in NFET region 180. Due to the anisotropy of this etch, second sidewall spacers 162 are formed overlying first sidewall spacers 132 and overlying a portion of first stress-inducing monocrystalline material layer 150. An etch process previously described with reference to sidewall spacer layer 130 may be used, and is controlled to form second sidewall spacers 162 having a desired thickness. This thickness is generally about 80 % of the thickness of hard mask layer 160 or is from about 4 nm to about 12 nm thick. Photoresist mask 164 then is removed using a conventional ashing and/or solvent stripping process.

[0021] Next, because a compressive stress-inducing film is not performance enhancing to an NFET device to be formed in region 180, first stress-inducing monocrystalline material

layer 150 is isotropically removed from NFET region 180 using a suitable wet or dry etch process, as illustrated in FIG. 6. In one exemplary embodiment, this etch process includes immersion for approximately 10 minutes in a “standard clean #1” (SC-1) solution comprising ammonium hydroxide, hydrogen peroxide, and water ($\text{NH}_4\text{OH}/\text{H}_2\text{O}_2/\text{H}_2\text{O}$). In another embodiment, the temperature of this solution is elevated to about 55 °C or higher. Hard mask layer 160 protects the structures in PFET region 200 including layer 150 during this etch.

[0022] A second stress-inducing monocrystalline material layer 170 comprising silicon and having tensile stress-inducing properties suited to an NFET device is selectively epitaxially grown in source and drain recesses 142 in NFET region 180, as illustrated in FIG. 7. In one embodiment, epitaxial growth of layer 170 may be performed in a similar manner as described previously with reference to first stress-inducing monocrystalline material layer 150 except for the change in reactants. For example, a tensile-stress-inducing element such as, for example, carbon (C), or a combination of tensile-stress-inducing elements is added to the epitaxial reactants. Layer 170 thereby forms as a monocrystalline embedded silicon carbon (eSi:C) layer that applies a tensile stress to channel 154. The deposition gases used to form eSi:C typically include SiH_4 , methyl silane (Si_2H_6), or derivatives of these chemical species to provide a carbon source. The typical etchant gases are HCl and/or chlorine (Cl_2). In another embodiment, second stress-inducing monocrystalline material layer 170 includes up to about 3 atomic % C and preferably includes from about 1% to about 2% C. Because of the presence of patterned hard mask layer 160, the second stress-inducing monocrystalline layer grows only in the source and drain regions of the NMOS transistor. In a further exemplary embodiment, compounds such as, for example, arsine (AsH_3) and/or phosphine (PH_3) are added to the epitaxial reactants to in situ dope layer 170 with N-type impurity dopant elements arsenic (As) and/or phosphorous (P), respectively. The use of such a tensile stress-inducing source and drain material comprising an N-type dopant is especially performance enhancing to an NFET device.

[0023] Accordingly, this method provides tensile and compressive stress-inducing source and drain regions for NFET and PFET devices, respectively. A compressive stress-inducing layer suitable to a PFET device is epitaxially grown in the source and drain regions of both PFET and NFET devices, and is subsequently replaced in the NFET device with a suitable tensile stress-inducing layer. By using the sequence described above, compressive stress-inducing materials such as eSi:Ge are deposited before tensile-stress inducing materials such

as eSi:C. Such compressive stress-inducing materials typically better retain their stress-inducing properties when subjected to subsequent elevated temperature processing, such as deposition of hard mask layer 160, compared to tensile-stress inducing materials such as eSi:C that tend to relax under such conditions. Further, by growing the compressive stress-inducing layer in both NFET and PFET source/drain regions during the same epitaxial process, the area of epitaxial growth relative to the total substrate area, also referred to as process loading, is substantially increased. This factor may be beneficial in achieving consistency in film thickness because the growth rate of epitaxial materials in small regions, or at low levels of process loading, is often less controllable than for growth in larger regions. Achieving a target film thickness at low loading levels is thus more difficult and may result in film thickness inconsistencies across a substrate and from substrate-to-substrate. However, while the above-described embodiments provide for the formation of a compressive stress-inducing material followed by the formation of a tensile stress-inducing material, the reverse sequence is also contemplated herein. In this regard, the tensile stress-inducing material may be epitaxially grown first as may be desired for particular device applications and/or processing.

[0024] Accordingly, methods have been provided for the fabrication of PFET and NFET devices having epitaxially-formed, stress-inducing source and drain regions. A first monocrystalline material having either compressive or tensile stress-inducing properties is epitaxially grown in both PFET and NFET source/drain regions. The first material remains in the source/drain of one device type (PFET or NFET) suited to its stress-inducing properties, and is subsequently replaced in the other device type by a second material having opposite stress-inducing properties. Formation of epitaxial material in both PFET and NFET devices during the same growth process increases process loading and thereby enhances growth rate control of the epitaxial process. In addition, the process sequences described herein require fewer lithography and etch steps than required by conventional processes. Furthermore, epitaxially-grown compressive and tensile stress-inducing source/drain regions may be in situ impurity-doped, thus eliminating an impurity implantation process. Accordingly, fabrication of gate stacks having thinner gate insulator and electrode layers required for advanced generation devices is enabled without the risk of channel contamination by implanted dopants.

[0025] While at least one exemplary embodiment has been presented in the foregoing detailed description of the invention, it should be appreciated that a vast number of variations exist. It should also be appreciated that the exemplary embodiment or exemplary

embodiments are only examples, and are not intended to limit the scope, applicability, or configuration of the invention in any way. Rather, the foregoing detailed description will provide those skilled in the art with a convenient road map for implementing an exemplary embodiment of the invention, it being understood that various changes may be made in the function and arrangement of elements described in an exemplary embodiment without departing from the scope of the invention as set forth in the appended claims and their legal equivalents.

CLAIMS

What is claimed is:

1. A method of fabricating a semiconductor device (100) on and in a semiconductor substrate (110) having a first region (180) and a second region (200), the method comprising the steps of:

forming a first gate stack (124) overlying the first region (180) and a second gate stack (128) overlying the second region (200);

etching into the substrate (110) first recesses (142) and second recesses (142), the first recesses (142) aligned at least to the first gate stack (124) in the first region (180), and the second recesses (142) aligned at least to the second gate stack (128) in the second region (200);

epitaxially growing a first stress-inducing monocrystalline material (150) in the first and second recesses (142);

removing the first stress-inducing monocrystalline material (150) from the first recesses (142); and

epitaxially growing a second stress-inducing monocrystalline material (170) in the first recesses (142), wherein the second stress-inducing monocrystalline material (170) has a composition different from the first stress-inducing monocrystalline material (150).

2. The method of Claim 1, wherein the step of epitaxially growing a first stress-inducing monocrystalline material (150) comprises epitaxially growing a compressive stress-inducing monocrystalline material (150).

3. The method of Claim 1, wherein the step of epitaxially growing a second stress-inducing monocrystalline material (170) comprises epitaxially growing a tensile stress-inducing monocrystalline material (170).

4. The method of Claim 1, wherein the step of epitaxially growing a first stress-inducing monocrystalline material (150) comprises epitaxially growing a first in situ-doped stress-inducing monocrystalline material (150).

5. The method of Claim 1, wherein the step of epitaxially growing a second stress-inducing monocrystalline material (170) comprises epitaxially growing a second in situ doped stress-inducing monocrystalline material (170).

6. A method of fabricating a semiconductor device (100) on and in a semiconductor substrate (110) having a first region (180) and a second region (200), the method comprising the steps of:

- forming a first gate stack (124) having first sidewalls overlying the first region (180);

- forming a second gate stack (128) having second sidewalls overlying the second region (200);

- forming first sidewall spacers (132) adjacent the first sidewalls of the first gate stack (124);

- forming second sidewall spacers (134) adjacent the second sidewalls of the second gate stack (128);

- etching into the substrate (110) first recesses (142) and second recesses (142), the first recesses (142) disposed in the first region (180) and aligned to the first gate stack (124) and the first sidewall spacers (132), and the second recesses (142) disposed in the second region (200) and aligned to the second gate stack (128) and the second sidewall spacers (134);

- epitaxially growing an in situ-doped compressive stress-inducing monocrystalline material (150) in the first and second recesses (142);

- removing the in situ-doped compressive stress-inducing monocrystalline material (150) from the first recesses (142); and

- epitaxially growing an in situ-doped tensile stress-inducing monocrystalline material (170) in the first recesses (142).

7. The method of Claim 6, wherein the step of epitaxially growing an in situ-doped compressive stress-inducing monocrystalline material (150) comprises epitaxially growing

an in situ-doped compressive stress-inducing monocrystalline material (150) selected from a group consisting of SiGe and SiSn.

8. The method of Claim 6, wherein the step of epitaxially growing an in situ-doped compressive stress-inducing monocrystalline material (150) comprises epitaxially growing an in situ boron-doped compressive stress-inducing monocrystalline material (150).

9. The method of Claim 6, wherein the step of epitaxially growing an in situ-doped tensile stress-inducing monocrystalline material (170) comprises epitaxially growing an in situ-doped tensile stress-inducing monocrystalline material (170) comprising SiC.

10. The method of Claim 6, wherein the step of epitaxially growing an in situ-doped tensile stress-inducing monocrystalline material (170) comprises epitaxially growing an in situ-doped tensile stress-inducing monocrystalline material (170) that is in situ-doped with a dopant selected from a group consisting of phosphorous and arsenic.

AMENDED CLAIMS
received by the International Bureau on 20 May 2010 (20.05.2010)

1. A method of fabricating a semiconductor device (100) on and in a semiconductor substrate (110) having a first region (180) and a second region (200), the method comprising the steps of:

forming a first gate stack (124) overlying the first region (180) and a second gate stack (128) overlying the second region (200);

etching into the substrate (110) first recesses (142) and second recesses (142), the first recesses (142) aligned at least to the first gate stack (124) in the first region (180), and the second recesses (142) aligned at least to the second gate stack (128) in the second region (200);

epitaxially growing a compressive stress-inducing monocrystalline material (150) in the first and second recesses (142);

removing the compressive stress-inducing monocrystalline material (150) from the first recesses (142); and

epitaxially growing a tensile stress-inducing monocrystalline material (170) in the first recesses (142), wherein the tensile stress-inducing monocrystalline material (170) has a composition different from the compressive stress-inducing monocrystalline material (150) such that the tensile stress-inducing monocrystalline material (170) has stress-inducing properties opposite those of the compressive stress-inducing monocrystalline material (150).

2. The method of Claim 1, wherein the step of epitaxially growing a compressive stress-inducing monocrystalline material (150) comprises epitaxially growing an in-situ-doped compressive stress-inducing monocrystalline material (150).

3. The method of Claim 1, wherein the step of epitaxially growing a tensile stress-inducing monocrystalline material (170) comprises epitaxially growing an in-situ doped tensile stress-inducing monocrystalline material (170).

4. The method of Claim 1, wherein the step of forming a first gate stack (124) overlying the first region (180) and a second gate stack (128) overlying the second region (200) comprises the steps of:

forming a first gate stack (124) having first sidewalls overlying the first region (180);

and

forming a second gate stack (128) having second sidewalls overlying the second region (200); and

further comprising the steps of:

forming first sidewall spacers (132) adjacent the first sidewalls of the first gate stack (124); and

forming second sidewall spacers (134) adjacent the second sidewalls of the second gate stack (128); and

wherein the step of etching into the substrate (110) first recesses (142) and second recesses (142), the first recesses (142) aligned at least to the first gate stack (124) in the first region (180), and the second recesses (142) aligned at least to the second gate stack (128) in the second region (200), comprises:




etching into the substrate (110) first recesses (142) and second recesses (142), the first recesses (142) disposed in the first region (180) and aligned to the first gate stack (124) and the first sidewall spacers (132), and the second recesses (142) disposed in the second region (200) and aligned to the second gate stack (128) and the second sidewall spacers (134).

5. The method of Claim 2, wherein the step of epitaxially growing an in situ-doped compressive stress-inducing monocrystalline material (150) comprises epitaxially growing an in situ-doped compressive stress-inducing monocrystalline material (150) selected from a group consisting of SiGe and SiSn.

6. The method of Claim 2, wherein the step of epitaxially growing an in situ-doped compressive stress-inducing monocrystalline material (150) comprises epitaxially growing an in situ boron-doped compressive stress-inducing monocrystalline material (150).

7. The method of Claim 3, wherein the step of epitaxially growing an in situ-doped tensile stress-inducing monocrystalline material (170) comprises epitaxially growing an in situ-doped tensile stress-inducing monocrystalline material (170) comprising SiC.

8. The method of Claim 3, wherein the step of epitaxially growing an in situ-doped tensile stress-inducing monocrystalline material (170) comprises epitaxially growing an in situ-doped tensile stress-inducing monocrystalline material (170) that is in situ-doped with a dopant selected from a group consisting of phosphorous and arsenic.



2/3




FIG. 4




FIG. 5

3/3




FIG. 6




FIG. 7

INTERNATIONAL SEARCH REPORT

International application No
PCT/US2010/021999

A. CLASSIFICATION OF SUBJECT MATTER

INV. H01L21/8234 H01L21/8238
ADD.

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, INSPEC, IBM-TDB, WPI Data

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2007/232006 A1 (HELLMICH ANDREAS [DE] ET AL) 4 October 2007 (2007-10-04)	1,6,7,9
Y	abstract; figures 4a-4e paragraphs [0032], [0044], [0052], [0055]	2-5,8,10
Y	----- WO 2008/127643 A2 (ADVANCED MICRO DEVICES INC [US]; PAN JAMES N [US]; SUN SEY-PING [US];) 23 October 2008 (2008-10-23) abstract; figure 5 paragraph [0020]	2-5,8,10
A	----- WO 2008/102451 A1 (FUJITSU LTD [JP]; TAMURA NAOYOSHI [JP]) 28 August 2008 (2008-08-28) abstract; claims; figures -/--	1-10

☒ Further documents are listed in the continuation of Box C.

☒ See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search

7 April 2010

Date of mailing of the international search report

14/04/2010

Name and mailing address of the ISA/

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040,
Fax: (+31-70) 340-3016

Authorized officer

Wirner, Christoph

INTERNATIONAL SEARCH REPORT

International application No
PCT/US2010/021999

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A,P	& US 2009/267119 A1 (TAMURA NAOYOSHI [JP]) 29 October 2009 (2009-10-29) figures 10-12 -----	1-10
A	WO 2007/027473 A2 (ADVANCED MICRO DEVICES INC [US]; HOENTSCHEL JAN [DE]; WEI ANDY [DE]; K) 8 March 2007 (2007-03-08) abstract; claims; figures -----	1-10
A	US 2008/090349 A1 (HOENTSCHEL JAN [DE] ET AL) 17 April 2008 (2008-04-17) abstract; claims; figures -----	1-10
A	US 2007/238242 A1 (TING SHYH-FANN [TW] ET AL) 11 October 2007 (2007-10-11) abstract; claims; figures -----	1-10

INTERNATIONAL SEARCH REPORT

information on patent family members

International application No

PCT/US2010/021999

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2007232006 A1	04-10-2007	DE 102006015087 A1	11-10-2007
WO 2008127643 A2	23-10-2008	DE 112008000974 T5	11-02-2010
		GB 2460806 A	16-12-2009
		US 2008251851 A1	16-10-2008
WO 2008102451 A1	28-08-2008	CN 101641792 A	03-02-2010
		US 2009267119 A1	29-10-2009
WO 2007027473 A2	08-03-2007	CN 101253619 A	27-08-2008
		DE 102005041225 B3	26-04-2007
		GB 2444198 A	28-05-2008
		JP 2009506574 T	12-02-2009
		KR 20080041737 A	13-05-2008
		US 2007045729 A1	01-03-2007
US 2008090349 A1	17-04-2008	DE 102006015090 A1	11-10-2007
US 2007238242 A1	11-10-2007	US 2007257321 A1	08-11-2007