



(51) International Patent Classification:
G05F 1/575 (2006.01)

(21) International Application Number:

PCT/GB2017/053616

(22) International Filing Date:

30 November 2017 (30.11.2017)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

1620332.5

30 November 2016 (30.11.2016) GB

(71) Applicant: NORDIC SEMICONDUCTOR ASA
[NO/NO]; Otto Nielsens veg 12, 7052 Trondheim (NO).


(71) Applicant (for MG only): SAMUELS, Adrian James
[GB/GB]; St Bride's House, 10 Salisbury Square, London
EC4Y 8JD (GB).

(72) Inventor: PINI, Francesco; Nordic Semiconductor ASA, Otto Nielsens veg 12, 7052 Trondheim (NO).

(74) **Agent:** DEHNS; St Bride's House, 10 Salisbury Square, London Greater London EC4Y 8JD (GB).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA,

(54) Title: VOLTAGE REGULATOR



(57) Abstract: A voltage regulator (2) is arranged to receive an input voltage (V_{in}) and produce a regulated output voltage (V_{out}) and comprises: a current source transistor (M_{source}) and a current sink transistor (M_{sink}) arranged to provide the output voltage at a node therebetween; a first error amplifier (10); and a second error amplifier (12). The first error amplifier is arranged to apply a first control voltage to the gate terminal of the current source transistor, wherein the first control voltage is dependent on the difference between the feedback voltage (V_{fb}) and the reference voltage (V_{ref}). The second error amplifier arranged in parallel to the first error amplifier, the second error amplifier being arranged to apply a second control voltage to the gate terminal of the current sink transistor, wherein the second control voltage is dependent on the difference between the feedback voltage and the reference voltage. The feedback voltage is derived from the output voltage.

SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN,
TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Published:

— *with international search report (Art. 21(3))*

Voltage Regulator

5 The present invention relates to voltage regulators, particularly low-dropout voltage regulators.

Low-dropout (or LDO) voltage regulators are linear DC voltage regulators that are capable of operating with very low input-output differential voltages. Such regulators are usually chosen because they have a low minimum operating voltage,
10 relatively high power efficiency compared to some other linear regulators, and low heat dissipation. These properties together with their linear behaviour and low voltage dropout make typical LDO voltage regulators a popular choice for supplying or "sourcing" current to on-chip loads.

15 An LDO voltage regulator is typically constructed from an error amplifier (an operational transconductance amplifier or "OTA"), a pass field-effect-transistor (FET) or "pass-FET", and a feedback network. The load current is sourced to the load through the pass-FET and the output voltage is regulated through the feedback network, assuming that the loop including the error amplifier, the pass-
20 FET, and the feedback network provides sufficient loop gain. The output voltage is equal to the reference voltage multiplied by the reciprocal of the attenuation of the feedback network if the loop gain is sufficiently high.

Conventional LDO voltage regulators may also be able to absorb or "sink" a small
25 amount of current from the output node. The feedback network typically provides a path from the regulated output node to ground. However, the Applicant has appreciated that this typically works only if the current to be sunk is orders of magnitude smaller than the quiescent current of the feedback network.

30 According to a first aspect, the present invention provides a voltage regulator arranged to receive an input voltage and produce a regulated output voltage, the voltage regulator comprising:

a current source transistor and a current sink transistor arranged to provide the output voltage at a node therebetween;

- 2 -

a first error amplifier arranged to compare a feedback voltage to a reference voltage and apply a first control voltage to a gate terminal of the current source transistor, wherein said first control voltage is dependent on a difference between the feedback voltage and the reference voltage;

5 a second error amplifier arranged in parallel to the first error amplifier, said second error amplifier being arranged to compare the feedback voltage to the reference voltage and apply a second control voltage to a gate terminal of the current sink transistor, wherein said second control voltage is dependent on a difference between the feedback voltage and the reference voltage;

10 wherein said feedback voltage is derived from the output voltage.

Thus it will be appreciated by those skilled in the art that in accordance with the present invention an LDO voltage regulator may have two separate error amplifiers in parallel and two separate pass-FETs. These two pass-FETs may be arranged
15 such that the current source transistor is able to source current to the output when made to conduct by the first error amplifier, while the current sink transistor is able to sink current from the output when made to conduct by the second error amplifier. Embodiments of the present invention are advantageously capable of sinking currents from the output that are orders of magnitude greater than the quiescent
20 current of the feedback path while maintaining the desired value of the regulated output voltage. Embodiments of the present invention are also advantageously able to allow voltage regulating with a very low bias current during normal operation – i.e. during current sourcing as opposed to current sinking.

25 The present invention may be particularly advantageous, by way of non-limiting example only, in circuits provided with multiple voltage regulators which are used under different operating conditions. For example an LDO voltage regulator in accordance with embodiments of the present invention may be provided alongside a further voltage regulator (e.g. a high power LDO voltage regulator) and a DC-DC
30 buck converter. This further voltage regulator and buck converter may leak current (e.g. up to 10 μ A) when powered down, typically due to leakage current associated with a pass-FET within the further regulator or power switches within the buck converter. This leakage current is then seen as a constant DC current sunk into the output of the LDO voltage regulator.

35

- 3 -

In some embodiments, the voltage regulator comprises a feedback network arranged to provide the feedback voltage which depends on the output voltage. While the feedback network or networks may be constructed using passive components such as resistors, inductors and capacitors or using a digital controller, in at least some embodiments, the feedback network(s) comprise(s) a ladder of diode-connected metal-oxide-semiconductor field-effect-transistors.

It should be appreciated that the reference voltages used by the first and second error amplifiers should be the same or at least substantially the same. Similarly, the feedback voltages used by the first and second error amplifiers should also be the same or at least substantially the same. The term "substantially the same" as used herein with respect to the reference and feedback voltages means that they are the same for each error amplifier, except for process variations. The reference voltage and/or feedback voltage could theoretically be changed in value (e.g. using a potential divider) before being used by one of the error amplifiers which would make the local value entering the two error amplifiers different despite being derived from the same voltage originally, but this is not preferred as it would require corresponding changes within the affected error amplifier to accommodate this and may lead to unnecessary sources of error and undesirable increases in chip area and power consumption.

In some embodiments, the current source transistor comprises a p-channel metal-oxide-semiconductor field-effect-transistor (pMOSFET). In some potentially overlapping embodiments, the current sink transistor comprises an n-channel metal-oxide-semiconductor field-effect-transistor (nMOSFET).

In some embodiments, the source terminal of the current source transistor is connected to the input voltage. In some potentially overlapping embodiments, the source terminal of the current sink transistor is connected to ground.

In some embodiments, the respective drain terminals of the current source transistor and the current sink transistor are connected together at the node arranged to provide the output voltage. It will be appreciated by those skilled in the art that in accordance with such embodiments, the current source and sink transistors may form a "push-pull" pair.

While it will be appreciated that there are a number of error amplifier topologies known in the art *per se*, in some embodiments the first error amplifier comprises first and second differential nMOSFETs, wherein the gate terminal of the first
5 differential nMOSFET is connected to the feedback voltage, the gate terminal of the second differential nMOSFET is connected to the reference voltage.

In some potentially overlapping embodiments, the first error amplifier further comprises a constant current source. In the set of embodiments wherein the first
10 error amplifier comprises first and second differential nMOSFETs, the constant current source may be connected to the source terminals of said first and second differential nMOSFETs. This constant current source provides a constant bias current to the first error amplifier such that it can vary the conductivity of the current source transistor during normal operation.

15 In a set of potentially overlapping embodiments, the first error amplifier further comprises a first current mirror comprising first and second mirror pMOSFETs arranged such that:

the gate and drain terminals of the first mirror pMOSFET are connected to
20 the gate terminal of the second mirror pMOSFET and the drain terminal of the first differential nMOSFET;

the drain terminal of the second mirror pMOSFET is connected to the drain terminal of the second differential nMOSFET; and

the source terminals of the first and second mirror pMOSFETs are
25 connected to the input voltage. Those skilled in the art will appreciate that this provides a current mirror load to the first error amplifier.

In some such embodiments, the second error amplifier further comprises a tail transistor arranged such that its drain terminal is connected to the respective
30 source terminals of the first and second differential pMOSFETs and its gate terminal is connected to the gate and drain terminals of the first mirror pMOSFET. In a set of embodiments, the tail transistor is a pMOSFET.

In a potentially overlapping set of embodiments, the second error amplifier
35 comprises first and second differential pMOSFETs, wherein the gate terminal of the

- 5 -

first differential pMOSFET is connected to the feedback voltage, and the gate terminal of the second differential pMOSFET is connected to the reference voltage. In some embodiments described above, the bias current of the second error amplifier can be controlled by the first error amplifier, reducing the overall current consumption of the LDO voltage regulator when the current sinking feature is not required. More generally, in a set of embodiments, the first error amplifier is arranged to vary a bias current provided to the second error amplifier.

In a set of potentially overlapping embodiments, the second error amplifier further comprises a second current mirror comprising first and second mirror nMOSFETs arranged such that:

the gate and drain terminals of the first mirror nMOSFET are connected to the gate terminal of the second mirror nMOSFET and the drain terminal of the first differential pMOSFET;

the drain terminal of the second mirror nMOSFET is connected to the drain terminal of the second differential pMOSFET; and

the source terminals of the first and second mirror nMOSFETs are connected to ground.

Certain embodiments of the invention will now be described, by way of example only, with reference to the accompanying drawings in which:

Fig. 1 is a circuit diagram of a low-dropout voltage regulator in accordance with an embodiment of the present invention;

Fig. 2 is a simulated graph illustrating the behaviour of the circuit shown in Fig. 1 when sinking current; and

Fig. 3 is a simulated graph further illustrating the behaviour across a range of values of a current being sunk into the circuit shown in Fig. 1.

Fig. 1 shows a low-dropout (LDO) voltage regulator 2 in accordance with an embodiment of the present invention. While it will be appreciated that the LDO voltage regulator 2 itself comprises the components in the “on-chip” domain 4, Fig. 1 also shows the bond wire domain 6 and the off-chip domain 8. The LDO voltage regulator 2 comprises: a first error amplifier 10; a second error amplifier 12; a feedback network 14; a current source transistor M_{source} ; and a current sink

- 6 -

transistor M_{sink} . The LDO voltage regulator 2 is arranged to receive an input voltage V_{in} and generate a regulated output voltage V_{out} .

The feedback network 14 may comprise a ladder of diode-connected pMOS transistors arranged to generate a feedback voltage V_{fb} which is input to the first and second error amplifiers 10, 12. This feedback voltage V_{fb} is derived from the output voltage V_{out} and is compared to a reference voltage V_{ref} via each of the error amplifiers 10, 12. It will be appreciated that while the two error amplifiers 10, 12 could utilise different local feedback voltages each derived from the output voltage V_{out} , this may lead to undesirable "mismatch" errors together with an increase in circuit area and power consumption and so it is preferred that each error amplifier 10, 12 receives the same feedback voltage V_{fb} . It is also preferred that the reference voltage used by each error amplifier 10, 12 is the same for analogous reasons.

The first error amplifier 10 comprises a differential pair of nMOS transistors M_1 , M_2 and a current mirror load constructed from two pMOS transistors M_3 , M_4 . The differential pair transistors M_1 , M_2 are arranged such that their respective source terminals are connected to ground 26 via a current source 16 which provides the differential pair with a constant bias current. The gate terminal of the first nMOS differential pair transistor M_1 is connected to the output of the feedback network 14 such that the feedback voltage V_{fb} is applied to the gate terminal of M_1 . The gate terminal of the second nMOS differential pair transistor M_2 is connected to the reference voltage V_{ref} . The drain terminal of M_1 is connected at a node 18 to the drain terminal of M_3 and the gate terminals of both M_3 and M_4 . The drain terminal of M_2 is connected at a node 20 to the drain terminal of M_4 and to the gate terminal of the current source transistor M_{source} . The respective source terminals of the pMOS mirror transistors M_3 , M_4 are connected to the input voltage V_{in} .

The second error amplifier 12 comprises a differential pair of pMOS transistors M_5 , M_6 and a current mirror load comprising a pair of nMOS mirror transistors M_7 , M_8 . The gate terminal of the first pMOS differential transistor M_5 is connected to the output of the feedback network 14 such that the feedback voltage V_{fb} is applied to the gate terminal of M_5 while the gate terminal of M_6 is connected to the reference voltage V_{ref} . The drain terminal of M_5 is connected to the drain terminal of M_7 and

- 7 -

the respective gate terminals of M_7 and M_8 . The drain terminal of M_6 is connected to the drain terminal of M_8 and to the gate terminal of the current sink transistor M_{sink} . The respective source terminals of M_7 , M_8 , M_{sink} are connected to ground 26.

- 5 The respective source terminals of the pMOS differential pair transistors M_5 , M_6 are connected to the drain terminal of a pMOS tail transistor M_9 , which has its respective source terminal connected to the input voltage V_{in} and its gate terminal connected to the node 18 and thus the respective drain terminals of M_1 and M_3 within the first error amplifier 10.

10

While not a part of the voltage regulator 2, the inductance and resistance of the bond wire 6 are depicted in Fig. 1 as L_{bond} and R_{bond} respectively. A load capacitance C_{load} and equivalent series resistance R_{ESR} are shown connected to the output of the voltage regulator 2, i.e. the output voltage V_{out} is applied across these in the off-chip domain 8.

15

The technical operation of the LDO voltage regulator 2 shown in Fig. 1 will now be described. When sourcing load current in normal use, the conductance of the source transistor M_{source} is high enough that current flows from the input voltage V_{in} to the output of the LDO voltage regulator 2. The feedback network 14 varies the feedback voltage V_{fb} in order to regulate the output voltage V_{out} , assuming that each loop including the error amplifier 10, 12, the corresponding pass-FET M_{source} , M_{sink} , and the feedback network 14 provides sufficient gain, in a manner known *per se*.

20

25

Fig. 2 illustrates the behaviour of a number of voltages and currents in the LDO voltage regulator 2 in response to a load current I_{sink} (shown in Fig. 1 as a current source 22) being abruptly sunk into the output of the LDO voltage regulator 2. Assuming that the abrupt sinking occurs a time t_1 , the output voltage V_{out} is seen thereafter to increase linearly due to the charging of the load capacitance (i.e.

30

$\frac{\delta V_{\text{out}}}{\delta T} = \frac{I_{\text{sink}}}{C_{\text{load}}}$). At the time of the abrupt change in current, the capacitor is the lowest impedance path and thus the path along which the current is sunk. This results in an increase of the feedback voltage V_{fb} which subsequently deviates from the reference voltage V_{ref} which, due to the behaviour of the differential pair comprising M_1 and M_2 , decreases the voltage at the node 18 between the

- 8 -

respective drain terminals of M_1 and M_3 . The decreased voltage at this node 18 increases the bias current provided to the second error amplifier 12 due to the increased conductance of the pMOS tail transistor M_9 . The current I_{load} through the load capacitance C_{load} undergoes a sharp increase in response to the increased
 5 current I_{sink} sunk into the output, but eventually reduces to zero when the feedback voltage V_{fb} reaches its final value.

This deviation of the feedback voltage V_{fb} from the reference voltage V_{ref} also causes the voltage at the node 24 between the respective drain terminals of M_6 and
 10 M_8 to increase which, due to its connection to the gate terminal of the current sinking transistor M_{sink} , increases the conductivity of the sinking transistor M_{sink} thus providing a direct path to ground 26 from the current source 22, i.e. the current I_{Msink} through the sinking transistor M_{sink} increases. This prevents the charging of the load capacitance C_{load} and as a result limits the increase in the output voltage V_{out}
 15 due to the current being sunk into the output of the LDO voltage regulator 2.

It will be appreciated that the second error amplifier 12 provides a parallel feedback loop that only operates when a current is sunk into the output of the LDO voltage regulator 2, allowing the LDO voltage regulator 2 to continue regulating the output
 20 voltage V_{out} even under such circumstances while requiring very low bias current during normal operation (i.e. current sourcing operation) due to the connection between the pMOS tail transistor M_9 and the node 18 in the first error amplifier 10.

Fig. 3 illustrates the behaviour of a number of voltages and currents in the LDO
 25 voltage regulator 2 in response to different values of load current I_{sink} (shown in Fig. 1 as a current source 22) being sunk into the output of the LDO voltage regulator 2. The various plots shown in Fig. 3 are a function of the current I_{sink} on a logarithmic scale. The uppermost plot simply shows a plot of the load current I_{sink} on a linear scale (in microamps).

30 The second plot shows the voltage at the node 18, the third plot shows the current I_{M9} through the pMOS tail transistor M_9 , the fourth plot shows the current $I_{Msource}$ through M_{source} , and the fifth plot shows the output voltage V_{out} , and all four plots are shown as a function of the current I_{sink} . As the sinking current I_{sink} increases, the
 35 current $I_{Msource}$ through M_{source} decreases non-linearly until a particular threshold

current $I_{\text{threshold}}$, after which M_{source} is fully disabled and the current $I_{M_{\text{source}}}$ falls to 0 A. When the current I_{sink} sunk into the output of the LDO voltage regulator 2 exceeds this value (i.e. I_{sink} is larger than the threshold current $I_{\text{threshold}}$), the feedback voltage V_{fb} increases due to the capacitor C_{load} and thus deviates from the reference voltage V_{ref} as described previously. This decreases the voltage at the node 18 between the respective drain terminals of M_1 and M_3 which increases the current I_{M_9} through the pMOS tail transistor M_9 . This increase in the current I_{M_9} biases the second differential amplifier 12 which, due to the difference between the voltages V_{fb} and V_{ref} applied to the respective gate terminals of M_5 and M_6 , causes M_{sink} to conduct and sink the current I_{sink} as described previously. The increase in the conductivity of the sinking transistor M_{sink} provides a direct path to ground 26 from the current source 22, which prevents the charging of the load capacitance C_{load} and limits the increase in the output voltage V_{out} due to the current being sunk into the output of the LDO voltage regulator 2.

Thus it will be seen that embodiments of the present invention provide an improved low-dropout voltage regulator that is arranged such that a current can be sunk from the output, for example when the regulator receives leakage current from another regulator. The current that can be sunk may be orders of magnitude greater than the quiescent current of the feedback path while maintaining the desired value of the regulated output voltage. It will be appreciated by those skilled in the art that the embodiments described above are merely exemplary and are not limiting on the scope of the invention.

Claims

1. A voltage regulator arranged to receive an input voltage and produce a regulated output voltage, the voltage regulator comprising:
 - 5 a current source transistor and a current sink transistor arranged to provide the output voltage at a node therebetween;
 - a first error amplifier arranged to compare a feedback voltage to a reference voltage and apply a first control voltage to a gate terminal of the current source transistor, wherein said first control voltage is dependent on a difference between
 - 10 the feedback voltage and the reference voltage;
 - a second error amplifier arranged in parallel to the first error amplifier, said second error amplifier being arranged to compare the feedback voltage to the reference voltage and apply a second control voltage to a gate terminal of the current sink transistor, wherein said second control voltage is dependent on a
 - 15 difference between the feedback voltage and the reference voltage;
 - wherein said feedback voltage is derived from the output voltage.
2. The voltage regulator as claimed in claim 1, comprising a feedback network arranged to provide the feedback voltage which depends on the output voltage.
- 20 3. The voltage regulator as claimed in claim 2, wherein the feedback network comprises a ladder of diode-connected metal-oxide-semiconductor field-effect-transistors.
- 25 4. The voltage regulator as claimed in any preceding claim, wherein the current source transistor comprises a p-channel metal-oxide-semiconductor field-effect-transistor.
5. The voltage regulator as claimed in any preceding claim, wherein the
- 30 current sink transistor comprises an n-channel metal-oxide-semiconductor field-effect-transistor.
6. The voltage regulator as claimed in any preceding claim, wherein the source terminal of the current source transistor is connected to the input voltage.

7. The voltage regulator as claimed in any preceding claim, wherein the source terminal of the current sink transistor is connected to ground.
8. The voltage regulator as claimed in any preceding claim, wherein the
5 respective drain terminals of the current source transistor and the current sink transistor are connected together at the node arranged to provide the output voltage.
9. The voltage regulator as claimed in any preceding claim, wherein the first
10 error amplifier comprises first and second differential n-channel metal-oxide-semiconductor field-effect-transistors, arranged such that the gate terminal of the first differential n-channel metal-oxide-semiconductor field-effect-transistor is connected to the feedback voltage, and the gate terminal of the second differential n-channel metal-oxide-semiconductor field-effect-transistor is connected to the
15 reference voltage.
10. The voltage regulator as claimed in any of claims 1 to 8, wherein the first error amplifier comprises a constant current source.
11. The voltage regulator as claimed in claim 9, wherein the first error amplifier
20 comprises a constant current source connected to the source terminals of said first and second differential n-channel metal-oxide-semiconductor field-effect-transistors.
12. The voltage regulator as claimed in any of claims 9 to 11, wherein the first
25 error amplifier comprises a first current mirror comprising first and second mirror p-channel metal-oxide-semiconductor field-effect-transistors arranged such that:
the gate and drain terminals of the first mirror p-channel metal-oxide-semiconductor field-effect-transistor are connected to the gate terminal of the
30 second mirror p-channel metal-oxide-semiconductor field-effect-transistor and the drain terminal of the first differential n-channel metal-oxide-semiconductor field-effect-transistor;
the drain terminal of the second mirror p-channel metal-oxide-semiconductor field-effect-transistor is connected to the drain terminal of the
35 second differential n-channel metal-oxide-semiconductor field-effect-transistor; and

the source terminals of the first and second mirror p-channel metal-oxide-semiconductor field-effect-transistors are connected to the input voltage.

13. The voltage regulator as claimed in claim 12, wherein the second error
5 amplifier comprises a tail transistor arranged such that its drain terminal is connected to the respective source terminals of the first and second differential p-channel metal-oxide-semiconductor field-effect-transistors and its gate terminal is connected to the gate and drain terminals of the first mirror p-channel metal-oxide-semiconductor field-effect-transistor.

10

14. The voltage regulator as claimed in claim 13, wherein the tail transistor is a p-channel metal-oxide-semiconductor field-effect-transistor.

15. The voltage regulator as claimed in any preceding claim, wherein the first
15 error amplifier is arranged to vary a bias current provided to the second error amplifier.

16. The voltage regulator as claimed in any preceding claim, wherein the
20 second error amplifier comprises first and second differential p-channel metal-oxide-semiconductor field-effect-transistors, arranged such that the gate terminal of the first differential p-channel metal-oxide-semiconductor field-effect-transistor is connected to the feedback voltage, and the gate terminal of the second differential p-channel metal-oxide-semiconductor field-effect-transistor is connected to the reference voltage.

25

17. The voltage regulator as claimed in claim 16, wherein the second error
amplifier further comprises a second current mirror comprising first and second
mirror n-channel metal-oxide-semiconductor field-effect-transistors arranged such
that:

30 the gate and drain terminals of the first mirror n-channel metal-oxide-semiconductor field-effect-transistor are connected to the gate terminal of the second mirror n-channel metal-oxide-semiconductor field-effect-transistor and the drain terminal of the first differential p-channel metal-oxide-semiconductor field-effect-transistor;

- 13 -

the drain terminal of the second mirror n-channel metal-oxide-semiconductor field-effect-transistor is connected to the drain terminal of the second differential p-channel metal-oxide-semiconductor field-effect-transistor; and

5 the source terminals of the first and second mirror n-channel metal-oxide-semiconductor field-effect-transistors are connected to ground.

Fig. 1






Fig. 2





INTERNATIONAL SEARCH REPORT

International application No
PCT/GB2017/053616

A. CLASSIFICATION OF SUBJECT MATTER INV. G05F1/575 ADD.		
According to International Patent Classification (IPC) or to both national classification and IPC		
B. FIELDS SEARCHED		
Minimum documentation searched (classification system followed by classification symbols) G05F		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched		
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) EPO-Internal, WPI Data		
C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 6 333 623 B1 (HEISLEY DAVID A [US] ET AL) 25 December 2001 (2001-12-25) column 3, line 57 - column 4, line 18; figure 4	1-7, 9-12, 16, 17
X	CN 102 707 757 A (UNIV ELECTRONIC SCIENCE & TECH) 3 October 2012 (2012-10-03) text in the description under fig.4; figure 4 ----- -/--	1-12, 16, 17
☒ Further documents are listed in the continuation of Box C. ☒ See patent family annex.		
* Special categories of cited documents : "A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier application or patent but published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art "&" document member of the same patent family		
Date of the actual completion of the international search 12 February 2018		Date of mailing of the international search report 19/02/2018
Name and mailing address of the ISA/ European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Fax: (+31-70) 340-3016		Authorized officer Benedetti, Gabriele

INTERNATIONAL SEARCH REPORT

International application No

PCT/GB2017/053616

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2010/045249 A1 (PARK HEECHOUL [US] ET AL) 25 February 2010 (2010-02-25) paragraph [0015] - paragraph [0018]; figure 1 paragraph [0024] - paragraph [0031]; figure 3 paragraph [0033] - paragraph [0034]; figure 4 -----	1-17
A	US 2013/113446 A1 (DE HAAS CLEMENS GERHARDUS JOHANNES [NL]) 9 May 2013 (2013-05-09) paragraph [0029] - paragraph [0031]; figures 4a,5 -----	1-17

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/GB2017/053616

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 6333623	B1	25-12-2001	NONE

CN 102707757	A	03-10-2012	NONE

US 2010045249	A1	25-02-2010	NONE

US 2013113446	A1	09-05-2013	CN 103107690 A 15-05-2013
			EP 2592520 A2 15-05-2013
			US 2013113446 A1 09-05-2013
