

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
18 September 2008 (18.09.2008)

PCT

(10) International Publication Number
WO 2008/110410 A1

(51) International Patent Classification:
G05F 3/30 (2006.01)

(74) Agent: HANNA MOORE & CURLEY; 13 Lower Lad Lane, D2, Dublin (IE).

(21) International Application Number:
PCT/EP2008/051161

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(22) International Filing Date: 30 January 2008 (30.01.2008)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
11/717,516 13 March 2007 (13.03.2007) US

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MT, NL, NO, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

(71) Applicant (for all designated States except US): ANA-LOG DEVICES, INC. [US/US]; One Technology Way, P.O. Box 9106, Norwood, Massachusetts 02062-9106 (US).

(72) Inventor; and

(75) Inventor/Applicant (for US only): MARINCA, Stefan [RO/IE]; 5 Castle Park, Dooradoyle, Co. Limerick (IE).

Published:
— with international search report

(54) Title: LOW NOISE VOLTAGE REFERENCE CIRCUIT




Figure 1

(57) Abstract: A low noise voltage reference circuit is described. The reference circuit utilizes a bandgap reference component and may include at least one of a current shunt or filter to reduce high and low noise contributions to the output. Further modifications may include a curvature correction component.

WO 2008/110410 A1

Low noise voltage reference circuit

TECHNICAL FIELD

- 5 The present invention relates to bandgap based voltage reference circuits, and in particular to voltage references having very low noise.

BACKGROUND

- 10 Reference voltages are widely used in electronic circuits especially in analog circuits where electrical signals have to be compared to a standard signal, stable with environmental conditions. The most adverse environmental factor for circuits on a chip is temperature. A reference voltage based on the bandgap principle consists of the summation of two voltages having opposite
15 variations with temperature. The first voltage corresponds to a forward biased p-n junction having a Complimentary to Absolute Temperature (CTAT) variation with a drop of about $2.2\text{mV}/^\circ\text{C}$. The PTAT voltage is generated by amplifying the base-emitter voltage difference of two bipolar transistors operating at different collector current density. A first order temperature
20 insensitive voltage is generated by adding a CTAT voltage to a Proportional to Absolute Temperature (PTAT) voltage such that the two slopes compensate each other. If the PTAT and CTAT are well balanced, all that remains is a second order curvature effect, which may be compensated for as required by inclusion of additional circuitry.

25

- While such circuits offer temperature insensitive reference voltages they suffer somewhat in that they are affected by voltage noise on the resultant reference voltage. As it is known to those skilled in the art, the voltage noise on a reference voltage has two components. A first component called low band
30 noise, or $1/f$ noise or sometimes referred to as flicker noise typically has a contribution in the range from 0.1Hz to 10Hz . A second component referred to as high band noise, or white noise typically has a contribution over 10Hz .

A major source of the low band noise in bandgap voltage references based on bipolar transistors, which is not easy to compensate, is generated by the bipolar base current and in order to reduce this noise the base current has to be reduced. One solution to reduce the base current and the associated 1/f
5 noise is to use bipolar transistors with very high gain, which is the ratio of collector current to base current, usually called "beta" factor. From a cost or efficiency point of view it is always preferable to design a circuit using normal processes where "beta" factor is typical of the order of one hundred. Such beta factors are not typically sufficient to compensate for the low band noise.

10

The high band noise is generated by collector current such that the higher the collector current, the lower the high band noise. In order to reduce high band noise collector (and base) current have to be increased. As a result the operation conditions required to minimize low band noise and high band noise
15 are opposite to one another. This makes it difficult to achieve circuitry which can minimize both these noise contributions simultaneously.

There are therefore a number of problems associated with generating voltage references with low noise contributions.

20

SUMMARY

These and other problems are addressed in accordance with the teaching of the invention by a circuit that provides a bandgap reference output with
25 reduced noise contributions. Using the teaching of the present invention it is possible to minimize one or both of low band and high band noise effects on the reference voltage output. Such teaching is enabled by providing a voltage reference circuit that includes an amplifier coupled at its input to a high impedance input, the high impedance input being provided by a first set of
30 bipolar transistors that collectively contribute to the formation of a bandgap reference and also for a pre-amplifier stage for the amplifier.

The present invention provides an improved voltage reference having very low 1/f noise and/or very low high band noise. In order to reduce 1/f voltage noise

the two bipolar transistors acting as a preamplifier are shunted by two similar transistors with larger emitter area such that the collector and base currents of the two bipolar transistors from the preamplifier are accordingly reduced. In order to reduce high band noise from the voltage reference a capacitor is
5 connected from the high impedance common collector node of the preamplifier to ground.

These and other features of the invention will now be described with reference to exemplary embodiments which are useful in an understanding of the
10 teaching of the invention but are not intended to limit the invention in any way except as may be deemed necessary in the light of the appended claims.

DESCRIPTION OF DRAWINGS

15 Figure 1 is an embodiment of the bandgap voltage reference in accordance with the teaching of the present invention.

Figure 2 is a modification of the circuit of Figure 1 to include a curvature correction component, again according to the teaching of the invention.

20 DETAILED DESCRIPTION

As shown in Figure 1 a bandgap voltage reference circuit 100 in accordance with the teaching of the invention includes a first amplifier 105 having first and second inputs 110, 115 and providing at its output 120 a voltage reference.
25 Coupled to the first and second inputs are a first pair of transistors 125 and a second pair of transistors 130 respectively.

The first pair of transistors 125 includes two pnp bipolar transistors; a first bipolar transistor QP1 and second bipolar transistor QP2 of the circuit. The
30 bases of each of the first and second transistor are coupled together, the first transistor being additionally coupled to the amplifier input via its collector node and to the amplifier output 120 via a resistor R5. The second transistor is provided in a diode configuration with its base and emitter commonly coupled.

The second pair of transistors 130 which is coupled to the second input 115 includes two npn transistors; a third transistor QN1 and a fourth transistor QN2 of the circuit and a load resistor R1. The fourth transistor QN2 is also provided in a diode configuration, and the load resistor R1 couples the
5 commonly coupled base-collector of QN2 to the commonly coupled base-collector of QP2. The commonly coupled emitters of QN1 and QN2 are coupled via a resistor R2 to ground.

The base of QN1 is coupled to the commonly coupled bases of QP1 and QP2
10 and to the second input of the amplifier thereby coupling the first and second pairs of transistors and providing a base current for all three transistors, the amplifier, in use, keeping the base and collector of the first transistor at the same potential.

15 The emitter areas of QN2 and QP1 are scaled to be "n" times larger than that of QN1 and QP2. As a result of this scaling, two base-emitter voltage differences are developed across R1 and R5, respectively. These two voltages are of the form of proportional to absolute temperature (PTAT) voltages. The currents from two branches (R5, QP1, QN1 and QP2, R1, QN2)
20 are PTAT currents and they are combined to generate a PTAT voltage across R2. A first order temperature insensitive voltage is generated when the temperature slope of this voltage is compensated by the temperature slope of base-emitter voltages of QN1 plus QP2.

25 It will be understood that this circuit has an inherent base current compensation as the base current of QP1 is used as base current of QN1 when they are balanced, such that the error due to the base current is minimized. Secondly, QP1 and QN1 act as a preamplifier such that the operational requirements for the amplifier A are relaxed. Thirdly, as the
30 amplifier is connected after the pre-amplifier stage, its offset voltage and noise have little impact on the reference voltage. It will be noted that the non-inverting input to the amplifier is a high impedance input. The main role of resistor R5 in Figure 1 is to reduce the noise contribution of QN1 and QP1 on reference voltage. The circuit of Fig.1 can be used to generate a low noise

voltage reference especially for high precision digital to analog and analog to digital converters.

It will be understood that the components described heretofore as forming the bandgap cell, while providing a low noise output still have low band and high band noise contributions at the voltage reference output. The effects of these can be minimized independently of one another by utilization of additional circuit components according to the teaching of the invention.

Addressing the high band noise initially, the teaching of the invention provides for a capacitor C1 to be coupled to the commonly coupled collectors of QP1 and QN1. As was mentioned above these two transistors effectively form a pre-amplifier to the amplifier A, and the capacitor C1 is provided at the node between the pre-amplifier and the amplifier input. Such a capacitor provided at the input to the amplifier, may be provided as an external capacitor and serves to filter the high band noise. The cut-off frequency due to C1 and the output impedance of QP1 and QN1 is:

$$f_{-3db} = \frac{r_{01} + r_{02}}{2 * \pi * r_{01} * r_{02} * C_1} \quad (1)$$

Here r_{01} and r_{02} are the output resistors of QP1 and QN1. It will be understood by those skilled in the art that that lower limits for wide band noise are typically of the order of 10Hz. At such levels, and using typical values of resistors for r_{01} and r_{02} as providing a product of the order of 2 M Ω , it can be estimated that to provide the necessary cut-off frequency that a capacitor of the order of 8nF would be required. To implement such a capacitor in silicon may require the provision of that capacitor as an off-chip element. However, if one is tolerable to cut-off frequencies above about 800 Hz, then use of capacitors of the order of the order of 10-100pF may be satisfactory. Such capacitors can be provided on-chip using a silicon substrate. By having a high impedance input, the non-inverting input, to the amplifier it is possible to provide the capacitor at this input. This is advantageous in that a provision of

a capacitor at the output could introduce stability issues with regard to the performance of the amplifier. These issues are not encountered with the capacitor at the input, as provided by the teaching of the invention.

5 While the provision of the capacitor serves to address the high band noise, the circuit may also be modified to address the 1/f or low band noise. In order to reduce 1/f voltage noise the two bipolar transistors QP1, QN1 acting as a preamplifier in Figure 1 are shunted by two similar transistors with larger emitter area such that the collector and base currents of the two bipolar
10 transistors from the preamplifier are accordingly reduced.

The shunt circuitry according to this illustrative embodiment includes two npn transistors QN7, QN6 and one pnp transistor QP6. The emitter areas of the bipolar transistors desirably chosen such that: QN1, unity emitter area; QN2,
15 n1 times unity emitter area; QP2 unity emitter area; QP1, n2 times unity emitter area; QP6, n3 times unity emitter area; QN6, n4 times unity emitter area; QN7, n5 times unity emitter area. The role of QP6, QN6 and QN7 is to reduce the collector and base current of QP1 and QN1 and by consequence to reduce the low band noise.

20 The current through R1 which is also the emitter current of QP2 and QN2 comes from the base-emitter voltage difference of QN1 and QN2. The current through R5 is the sum of emitter current of QP1, emitter current of QP6 and collector current of QN7. We assume that for all bipolar transistors the base
25 currents can be neglected compared to the corresponding emitter and collector current.

The base-emitter voltage, V_{be} , of each bipolar transistor is given [2] as:

30
$$V_{be} = \frac{KT}{q} \ln\left(\frac{I_c}{I_s}\right) \quad (2)$$

Here:

-K is boltzman constant;

-T is actual absolute temperature [K];

- q is electronic charge;
- Ic is collector current;
- Is saturation current, proportional to the emitter area.

- 5 The base-emitter voltage difference from QN1 to QN2, due to the different collector currents and different emitter areas is reflected across R1:

$$I_1 * R_1 = \frac{KT}{q} \ln\left(\frac{I_2}{I_1} n_1\right) \quad (3)$$

Similarly the base-emitter voltage difference from QP1 to QP2 is reflected across R5:

10
$$I_4 * R_5 = \frac{KT}{q} \ln\left(\frac{I_1}{I_2} n_2\right) \quad (4)$$

From (3) and (4) we get:

$$I_1 * R_1 + I_4 * R_5 = \frac{KT}{q} \ln(n_1 * n_2) \quad (5)$$

- 15 From (5) we can see that the sum of voltage drop across R1 and R2 is constant for a specific temperature. If R1 and R2 are given then as one current increases the other is decreases.

- 20 For QP6 and QN6 with a combined larger area compared to QP1 and QN1 the current I4, is diverted away from the emitter and collector of QP1 and QN1. As a result the collector and base current of QP1, QN1 is reduced and the flicker noise due to these transistors is accordingly reduced.

The voltage difference from the emitter of QP1 to the emitter of QN1 is:

$$\frac{KT}{q} \ln\left(\frac{I_2}{n_2 * I_s}\right) + \frac{KT}{q} \ln\left(\frac{I_2}{I_s}\right) = \frac{KT}{q} \ln\left(\frac{I_s}{n_3 * I_s}\right) + \frac{KT}{q} \ln\left(\frac{I_s}{n_4 * I_s}\right) \quad (6)$$

- 25 From (6) we get:

$$I_5 = \sqrt{\frac{n_3 * n_4}{n_2}} * I_2 \quad (7)$$

The collector current of QN7, Ic(QN7), is:

$$I_c(QN7) = I_5 * \frac{n_5}{n_4} \quad (8)$$

The currents I_3 and I_4 are:

$$I_3 = I_5 + I_c(QN7) = I_2 * \sqrt{\frac{n_3 * n_4}{n_2}} (1 + \frac{n_5}{n_4}) \quad (9)$$

$$I_4 = I_3 + I_2 = I_2 [1 + \sqrt{\frac{n_3 * n_4}{n_2}} (1 + \frac{n_5}{n_4})] \quad (10)$$

5

In the circuit of Figure 1 there are four dominant flicker noise sources, QP1, QN1, QP2, and QN2. For a given supply current as two currents, I_1 and I_2 , interact according to (5) a preferred tradeoff is to reduce the current I_2 , by properly adjusting the resistor ratio R_1/R_5 and the area ratios, n_1 to n_5 , until these four noise sources are balanced to generate a minimum flicker noise.

10

By incorporating a filter and a current shunt into the bandgap voltage reference cell it is possible to reduce the low and high band noise. Illustrative, but it will be appreciated exemplary, values of improvement are that using a circuit in accordance with the teaching of the invention that it is possible it is possible generate three times less flicker noise and about five times less wide band noise than circuits without such filters or shunts.

15

While the capacitor C1 may be used independently of the shunt circuitry and similarly the shunt circuitry may be used independently of a provided capacitor, the use of both provides for a simultaneous reduction in the high and low band noise. Similarly the capacitor C1 may be provided in one or more components. Furthermore where the shunt circuitry is included, there is a large output impedance at the amplifier's non-inverting node as the currents through QP1 and QN1 are substantially reduced. As a result by combining the shunt circuitry with the capacitor a more efficient reduction in the high band noise is achieved than by using the capacitor in isolation.

20

25

While the circuit of Figure 1 is advantageous in that it provides a first order temperature insensitive bandgap reference circuit with reduced noise contributions it is possible to modify that circuit to include a reduction in the

30

second order curvature effects. An example of a suitable modification is shown in Figure 2 where three pnp bipolar transistors, QP3, QP4, QP5; three npn bipolar transistors, QN3, QN4, QN5 and two resistors, R3 and R4 are included. The inclusion of these circuit components provides, in certain
5 embodiments, for a compensation of the inherent TlogT voltage curvature that is present in the voltage reference generated from the bandgap cell. In order to do this it is necessary to provide a TlogT signal of opposite sign to the inherent TlogT signal generated. This arrangement provides for the generation of this TlogT signal by providing a complementary to absolute
10 temperature current and using this current in combination with a third resistor, R3. The CTAT current, may be externally generated, or as shown in Figure 2, may be provided by providing a transistor QP4 in series between the output of the amplifier and resistor R4 to generate and mirror the CTAT current via the bipolar transistor QP5. The CTAT current generated is then mirrored via a
15 diode configured transistor QN5 to another npn transistor QN4 and the CTAT current reflected on the collector of QN4 is pulled from the reference node, Vref, via two bipolar transistors: QP3 having similar base/emitter voltages to QP2, and QN3 with similar base/emitter voltages to QN1. The resistor R3 is provided between the commonly coupled collector of QN4/emitter of QN3 and
20 the emitter of QN1. As a result across R3 a voltage curvature of the form of TlogT is developed. By properly scaling the ratio of R3 to R2 the voltage curvature is reduced to zero.

This extra circuit has the role of compensating for the residual error known as
25 "curvature" error and to shift the reference voltage to a desired value. The amplifier A is forcing the reference voltage at the node REF by keeping the base-collector voltage of QP1 and QN1 at substantially zero level. This combination of the two TlogT voltages of opposite signs provides a voltage reference at the output of the amplifier which is corrected for second order
30 characteristics. The reference to the second order voltage reference is reflective of the fact that the curvature component is a second order effect.

Similarly, it will be understood that the present invention provides a bandgap voltage reference circuit that utilizes an amplifier with an inverting and non-

inverting input and providing at its output a voltage reference. First and second pairs of transistors are provided, each pair being coupled to a defined input of the amplifier. By providing an NPN and PNP bipolar transistors coupling the bases of these two transistors together it is possible to connect the two pairs. This provides a plurality of advantages including the possibility of these transistors providing amplification functionality equivalent to a first stage of an amplifier. By providing a "second" amplifier it is possible to reduce the complexity of the architecture of the actual amplifier and also to reduce the errors introduced at the inputs of the amplifier. Furthermore the provision of a preamplifier or first stage of an amplifier provides a high impedance input to the amplifier which may be used in combination with a capacitor coupled between that input and ground so as to filter high band noise. By incorporating a shunt circuit which diverts some of the current from the feedback loop it is possible to reduce the collector emitter currents and hence the base currents of the transistors forming the bandgap cell, thereby reducing the $1/f$ noise that would otherwise inherently be present. The shunt circuitry serves to divert some of the emitter current of the first transistor; by lowering the emitter/collector currents it is possible to drive down the base current of the bipolar transistors, which as mentioned above is a primary source of the $1/f$ noise.

It will be understood that the present invention has been described with specific PNP and NPN configurations of bipolar transistors but that these descriptions are of exemplary embodiments of the invention and it is not intended that the application of the invention be limited to any such illustrated configuration. It will be understood that many modifications and variations in configurations may be considered or achieved in alternative implementations without departing from the spirit and scope of the present invention. Specific components, features and values have been used to describe the circuits in detail, but it is not intended that the invention be limited in any way except as may be deemed necessary in the light of the appended claims. It will be further understood that some of the components of the circuits hereinbefore described have been with reference to their conventional signals and the internal architecture and functional description of for example an amplifier has

been omitted. Such functionality will be well known to the person skilled in the art and where additional detail is required may be found in any one of a number of standard text books.

- 5 Similarly the words comprises/comprising when used in the specification are used to specify the presence of stated features, integers, steps or components but do not preclude the presence or addition of one or more additional features, integers, steps, components or groups thereof.

10

Claims.

1. A bandgap reference circuit including an amplifier having an inverting and a non-inverting input and providing at its output a voltage reference, the
5 circuit including:

a. A first pair of transistors coupled to the non-inverting input of the amplifier, the first pair including a first and second transistor of the circuit, the bases of the first and second transistor being commonly coupled, the first transistor being additionally coupled to the
10 amplifier output via a feedback resistor, the second transistor being provided in a diode configuration,

b. A second pair of transistors, the second pair including a third and fourth transistor of the circuit, the third transistor being coupled to the inverting input of the amplifier, the emitters of the third and
15 fourth transistors being coupled to ground via a reference resistor, the fourth transistor being provided in a diode configuration and being coupled via a coupling resistor to the second transistor, and

Wherein the base of the third transistor is coupled to the commonly coupled first and second transistors, the collector of the third transistor being coupled
20 to the collector of the first transistor such that the first and third transistors form a preamplifier to the amplifier, and further wherein the emitter areas of the first and fourth transistors are scaled to be larger than that the emitter areas of the second and third transistors such that two base-emitter voltage differences, of the form of proportional to absolute temperature (PTAT)
25 voltages, are developed across the coupling and feedback resistors respectively, the resultant PTAT currents generating a PTAT voltage across the reference resistor, this PTAT voltage in combination with the base emitter voltages of the combined second and third transistors being reflected at the output of the amplifier as a first order temperature insensitive voltage, and
30 further wherein the circuit includes a filter provided between the non-inverting input and ground to minimize high band noise contributions to this

temperature insensitive voltage.

2. The circuit as claimed in claim 1 further including a current shunt provided to shunt at least a portion of the feedback current away from the first transistor so as effect a reduction in the collector and base currents of the first and third transistors thereby reducing low band noise contributions to this temperature insensitive voltage.
5
3. The circuit as claimed in claim 2 wherein the current shunt is configured to reduce the collector current of the first and third transistors and as a result to effect a reduction in the base currents of the first and third transistors.
10
4. The circuit as claimed in claim 3 wherein the current shunt includes includes two npn transistors and one pnp transistor, the pnp transistor forming a fifth transistor of the circuit, the two npn transistors forming sixth and seventh transistors of the circuit.
15
5. The circuit of claim 4 wherein the emitter areas of the transistors are chosen such that the second and third transistors have a first emitter area, n , the fourth transistor has a second emitter area $n1$, the first transistor has a third emitter area, $n2$, the fifth transistor has a fourth emitter area, $n3$, the sixth transistor has a fifth emitter area, $n4$ and the seventh transistor has a sixth emitter area, $n5$, the emitter areas being scaled such that $n5 > n4 > n3 > n2 > n1 > n$.
20
6. The circuit of claim 1 wherein the filter includes a capacitor.
25
7. The circuit of claim 6 wherein the capacitor has a value less than 1000pF.
8. The circuit of claim 7 wherein the capacitor has a value less than 200pF.
30

9. The circuit of claim 9 wherein the capacitor has a value of about 100pF.

10. The circuit of claim 1 further including a curvature correction component.

11. The circuit of claim 10 wherein the curvature correction component is
5 configured to provide a correction voltage of the type $T \log T$ of opposite
sign to that of the first order voltage reference voltage output, the
correction voltage being combined with the first order voltage reference to
provide a curvature corrected voltage reference.

12. A bandgap reference circuit including an amplifier having an inverting and
10 a non-inverting input and providing at its output a voltage reference, the
circuit including:

a. A first pair of transistors coupled to the non-inverting input of the
15 amplifier, the first pair including a first and second transistor of the
circuit, the bases of the first and second transistor being commonly
coupled, the first transistor being additionally coupled to the
amplifier output via a feedback resistor, the second transistor being
provided in a diode configuration,

b. A second pair of transistors, the second pair including a third and
20 fourth transistor of the circuit, the third transistor being coupled to
the inverting input of the amplifier, the emitters of the third and
fourth transistors being coupled to ground via a reference resistor,
the fourth transistor being provided in a diode configuration and
being coupled via a coupling resistor to the second transistor, and

25 Wherein the base of the third transistor is coupled to the commonly
coupled first and second transistors, the collector of the third transistor
being coupled to the collector of the first transistor such that the first
and third transistors form a preamplifier to the amplifier, and further
wherein the emitter areas of the first and fourth transistors are scaled
30 to be larger than that the emitter areas of the second and third
transistors such that two base-emitter voltage differences, of the form
of proportional to absolute temperature (PTAT)

voltages, are developed across the coupling and feedback resistors respectively, the resultant PTAT currents generating a PTAT voltage across the reference resistor, this PTAT voltage in combination with the base emitter voltages of the combined second and third transistors being reflected at the output of the amplifier as a first order temperature insensitive voltage, and further wherein the circuit includes a current shunt configured to shunt at least a portion of the feedback current away from the first transistor so as effect a reduction in the collector and base currents of the first and third transistors thereby reducing low band noise contributions to this temperature insensitive voltage.

13. The circuit as claimed in claim 12 wherein the current shunt is configured to reduce the collector current of the first and third transistors and as a result to effect a reduction in the base currents of the first and third transistors.

14. The circuit as claimed in claim 13 wherein the current shunt includes two npn transistors and one pnp transistor, the pnp transistor forming a fifth transistor of the circuit, the two npn transistors forming sixth and seventh transistors of the circuit.

15. The circuit of claim 14 wherein the emitter areas of the transistors are chosen such that the second and third transistors have a first emitter area, n , the fourth transistor has a second emitter area n_1 , the first transistor has a third emitter area, n_2 , the fifth transistor has a fourth emitter area, n_3 , the sixth transistor has a fifth emitter area, n_4 and the seventh transistor has a sixth emitter area, n_5 , the emitter areas being scaled such that $n_5 > n_4 > n_3 > n_2 > n_1 > n$.

16. The circuit of claim 12 further including a filter provided between the non-inverting input and ground to minimize high band noise contributions to this temperature insensitive voltage.

5 17. The circuit of claim 16 wherein the filter includes a capacitor.

18. The circuit of claim 17 wherein the capacitor has a value less than 1000pF.

10 19. The circuit of claim 17 wherein the capacitor has a value less than 200pF.

20. The circuit of claim 19 wherein the capacitor has a value of about 100pF.

21. The circuit of claim 12 further including a curvature correction component.

15

22. The circuit of claim 21 wherein the curvature correction component is configured to provide a correction voltage of the type $T \log T$ of opposite sign to that of the first order voltage reference voltage output, the correction voltage being combined with the first order voltage reference to provide a curvature corrected voltage reference.

20

23. A bandgap reference circuit including an amplifier having an inverting and a non-inverting input and providing at its output a voltage reference, the circuit including:

25

- a. A first pair of transistors coupled to the non-inverting input of the amplifier, the first pair including a first and second transistor of the circuit, the bases of the first and second transistor being commonly coupled, the first transistor being additionally coupled to the amplifier output via a feedback resistor, the second transistor being provided in a diode configuration,

30

b. A second pair of transistors, the second pair including a third and fourth transistor of the circuit, the third transistor being coupled to the inverting input of the amplifier, the emitters of the third and fourth transistors being coupled to ground via a reference resistor, the fourth transistor being provided in a diode configuration and being coupled via a coupling resistor to the second transistor, and

5

Wherein the base of the third transistor is coupled to the commonly coupled first and second transistors, the collector of the third transistor being coupled to the collector of the first transistor such that the first and third transistors form a preamplifier to the amplifier, and further wherein the emitter areas of the first and fourth transistors are scaled to be larger than that the emitter areas of the second and third transistors such that two base-emitter voltage differences, of the form of proportional to absolute temperature (PTAT) voltages, are developed across the coupling and feedback resistors respectively, the resultant PTAT currents generating a PTAT voltage across the reference resistor, this PTAT voltage in combination with the base emitter voltages of the combined second and third transistors being reflected at the output of the amplifier as a first order temperature insensitive voltage, and further wherein the circuit further includes:

10

15

20

A filter provided between the non-inverting input and ground to minimize high band noise contributions to this temperature insensitive voltage, and

A current shunt configured to shunt at least a portion of the feedback current away from the first transistor so as effect a reduction in the collector and base currents of the first and third transistors thereby reducing low band noise contributions to this order temperature insensitive voltage.

25

24. The circuit as claimed in claim 23 wherein the current shunt is configured to reduce the collector current of the first and third transistors and as a result to effect a reduction in the base currents of the first and third transistors.

30

25. The circuit as claimed in claim 24 wherein the current shunt includes two npn transistors and one pnp transistor, the pnp transistor forming a fifth transistor of the circuit, the two npn transistors forming sixth and seventh transistors of the circuit.

5

26. The circuit of claim 25 wherein the emitter areas of the transistors are chosen such that the second and third transistors have a first emitter area, n , the fourth transistor has a second emitter area n_1 , the first transistor has a third emitter area, n_2 , the fifth transistor has a fourth emitter area, n_3 , the sixth transistor has a fifth emitter area, n_4 and the seventh transistor has a sixth emitter area, n_5 , the emitter areas being scaled such that $n_5 > n_4 > n_3 > n_2 > n_1 > n$.

10

27. The circuit of claim 23 wherein the filter includes a capacitor.

15

28. The circuit of claim 27 wherein the capacitor has a value less than 1000pF.

29. The circuit of claim 27 wherein the capacitor has a value less than 200pF.

20

30. The circuit of claim 29 wherein the capacitor has a value of about 100pF.

31. The circuit of claim 23 further including a curvature correction component.

25

32. The circuit of claim 31 wherein the curvature correction component is configured to provide a correction voltage of the type $T \log T$ of opposite sign to that of the first order voltage reference voltage output, the correction voltage being combined with the first order voltage reference to provide a curvature corrected voltage reference.

30

33. The circuit of claim 27 wherein the capacitor is provided on-chip.

34. A bandgap reference circuit including an amplifier having an inverting and a non-inverting input and providing at its output a voltage reference, the non-inverting input being a high impedance input to the amplifier and
5 wherein the circuit additionally includes a filter coupled between that high-impedance input and ground to filter high band noise at the input to the amplifier.

35 A bandgap reference circuit including a plurality of transistors arranged in
10 a bandgap cell and coupled to an amplifier having an inverting and a non-inverting input and providing at its output a voltage reference, wherein the circuit includes a feedback loop between the output of the amplifier and transistors forming the bandgap cell and wherein the circuit additionally
15 includes a shunt circuit configured to divert at least a portion of current from the feedback loop so as to reduce the collector emitter currents and hence the base currents of the transistors forming the bandgap cell




Figure 1




Figure 2

INTERNATIONAL SEARCH REPORT

International application No

PCT/EP2008/051161

A. CLASSIFICATION OF SUBJECT MATTER

INV. G05F3/30

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

G05F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2006/001413 A1 (MARINCA STEFAN [IE]) 5 January 2006 (2006-01-05) the whole document	1-3, 6-13, 16-24, 27-35
A	US 6 661 713 B1 (KUO CHENG-HSIUNG [TW]) 9 December 2003 (2003-12-09) the whole document	
A	US 2006/152206 A1 (YU TIM W H [US]) 13 July 2006 (2006-07-13) the whole document	
A	US 2005/122091 A1 (MARINCA STEFAN [IE]) 9 June 2005 (2005-06-09) the whole document	
	-/--	

 Further documents are listed in the continuation of Box C. See patent family annex.

* Special categories of cited documents :

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- *&* document member of the same patent family

Date of the actual completion of the international search

29 April 2008

Date of mailing of the international search report

16/05/2008

Name and mailing address of the ISA/

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Arias Pérez, Jagoba

INTERNATIONAL SEARCH REPORT

International application No

PCT/EP2008/051161

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No. .
A	JOHN D CRESSLER: "Silicon Heterostructure Handbook" 2006, TAYLOR AND FRANCIS GROUP , BOCA RATON, FL, USA , XP002478776 ISBN: 0-8493-3559-0 page 427 - page 438 -----	
A	WAI-KAI CHEN: "The Circuits and Filters Handbook" 2003, CRC PRESS , BOCA RATON, FL, USA , XP002478777 ISBN: 0-8493-0912-3 page 1599 - page 1698 -----	

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/EP2008/051161

Patent document cited in search report	Publication date	Publication date	Patent family member(s)	Publication date
US 2006001413	A1	05-01-2006	CN 1977225 A	06-06-2007
			EP 1769301 A1	04-04-2007
			WO 2006003083 A1	12-01-2006
			JP 2008505412 T	21-02-2008
			TW 282050 B	01-06-2007
<hr/>				
US 6661713	B1	09-12-2003	NONE	
<hr/>				
US 2006152206	A1	13-07-2006	NONE	
<hr/>				
US 2005122091	A1	09-06-2005	CN 1890617 A	03-01-2007
			WO 2005057313 A1	23-06-2005
			JP 2007514225 T	31-05-2007
			TW 289383 B	01-11-2007
<hr/>				