

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
5 October 2006 (05.10.2006)

PCT

(10) International Publication Number
WO 2006/104671 A1

(51) International Patent Classification:

H03B 1/00 (2006.01) **H04B 1/10** (2006.01)
H03K 5/00 (2006.01)

(21) International Application Number:

PCT/US2006/008741

(22) International Filing Date: 10 March 2006 (10.03.2006)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:

11/089,963 25 March 2005 (25.03.2005) US

(71) Applicant (for all designated States except US):
FREESCALE SEMICONDUCTOR [US/US]; 6501
William Cannon Drive West, Austin, TX 78729 (US).

(71) Applicant and

(72) Inventor: **ROTCHFORD, Chris, J.** [US/US]; 4249 N.
34th Street, Phoenix, AZ 85018 (US).

(72) Inventor; and

(75) Inventor/Applicant (for US only): **COPOLILLO,
Clement, R.** [US/US]; 357 E. Arabian Drive, Gilbert, AZ
85296 (US).

(74) Agents: **KING, Robert, L.** et al.; 7700 W. Parmer Lane,
MD:PL02, Austin, TX 78727 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, LY, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

[Continued on next page]

(54) Title: A DIGITAL TIME CONSTANT TRACKING TECHNIQUE AND APPARATUS



(57) Abstract: Methods and apparatus are provided for tuning out time constant deviations of a network (414) due to process, voltage, and temperature variations. The apparatus (400) 5 comprises a clock reference (404) from which a digital time constant is correlated to the nominal time constant of the network (414). The correlated digital time constant is applied to the network (414), and the output charge/discharge waveform swing is compared to a predetermined reference voltage. If the charge/discharge waveform swing does not match the reference voltage, an offset signal is generated. The offset signal is applied to a control circuit (402) that generates a corresponding tuning signal. The tuning signal is applied to the network (414) to adjust the internal components incrementally until a match is achieved. The apparatus (400) can be configured as a built-in self-test digital time constant tracking circuit, and can be integrated with the network (414) on an IC chip.



For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

A DIGITAL TIME CONSTANT TRACKING TECHNIQUE AND APPARATUS

Technical Field

[0001] The present invention generally relates to tuning networks, and more particularly
5 relates to tuning out time constant variations of high precision networks.

Background

[0002] Networks incorporating resistor-capacitor (RC) configurations are widely used in integrated circuit (IC) applications such as filters, phase-locked loops, frequency-based current references, and others. In general, the time constant of an RC-configured network is a
10 determining factor in the performance of the network and its related circuitry. For example, the time delay and bandwidth of an RC-configured network are directly affected by its time constant. Therefore, any deviations in the specified time constant of such a network may adversely affect its functional parameters as well as those of its associated circuitry. The stability of a network time constant can be of particular importance when a relatively high
15 level of precision performance is desired. However, time constant deviations in the approximate range of 20% to 25% can occur for a number of reasons, such as inconsistencies in IC manufacturing processes, IC supply voltage variations, environmental temperature changes, and the like.

[0003] Various tuning schemes have been employed to compensate for typical time
20 constant deviations in IC applications. These tuning schemes have included the use of active elements and/or circuits within the network configuration that can be adjusted (tuned) to correct for detected variations in time constant values. Other types of tuning schemes have been based on the use of external networks that mimic the time constant of the actual network and provide a corrective reference for variations in the actual network. However, tuning
25 schemes such as these typically require the use of external analog voltages, and also generally involve a relatively high part count in the external tuning and calibration circuitry. As such, the attainable tuning accuracy of a network is generally limited by the complexity of the external tuning and calibration circuitry.

[0004] Accordingly, it is desirable to provide a built-in (on-chip) self-test capability for automatically compensating RC time constant deviations that may be caused by factors such as fabrication processes, supply voltage variations, temperature changes, and the like. In addition, it is desirable to provide a built-in automatic tuning capability with relatively high precision that does not require external circuitry. Furthermore, other desirable features and characteristics of the present invention will become apparent from the subsequent detailed description and the appended claims, taken in conjunction with the accompanying drawings and the foregoing technical field and background.

Brief Description Of The Drawings

[0005] The present invention will hereinafter be described in conjunction with the following drawing figures, wherein like numerals denote like elements, and

[0006] FIG. 1 includes a schematic (1a) of a simplified RC filter network, a diagram (1b) of a typical RC charge/discharge waveform, and a graph (1c) of a typical RC filter bandwidth;

[0007] FIG. 2 is a timing diagram of an exemplary embodiment of a digital time constant;

[0008] FIG. 3 is a timing diagram of an exemplary embodiment of a digital time constant tracking process;

[0009] FIG. 4 is a block diagram of an exemplary embodiment of a digital time constant tracking circuit;

[0010] FIG. 5 is a schematic of an exemplary single-ended tunable RC network; and

[0011] FIG. 6 is a flow diagram of an exemplary embodiment of a digital time constant tracking process;

Detailed Description

[0012] The following detailed description is merely exemplary in nature and is not intended to limit the invention or the application and uses of the invention. Furthermore, there is no intention to be bound by any expressed or implied theory presented in the preceding technical field, background, brief summary or the following detailed description.

[0013] Various embodiments of the present invention pertain to the area of tuning out deviations in the time constant of RC-configured networks such as filters. A digital time constant is derived from a clock reference standard and is correlated with the desired (nominal) time constant of the network. The digital time constant is applied to the network and the resulting output voltage waveform swing is compared to a reference voltage representing the appropriate value for the nominal time constant. If the output voltage waveform swing does not match the reference voltage, components within the network are adjusted to compensate for the discrepancy. The above described test and calibration elements can be configured as a built-in self-test circuit that can be integrated directly (e.g., on a chip) with the network.

[0014] A basic RC filter network 100 is shown in FIG. 1(a). In this configuration, network 100 could typically function as a low-pass filter or as an integrator circuit. FIG. 1(b) illustrates typical waveforms for an input voltage V_{in} and a resulting output waveform V_{out} . Point d on the output waveform V_{out} represents a value of approximately 63% of the maximum level of V_{in} for an initially discharged network. The time elapsed (t_1) for output waveform V_{out} to reach point d is generally designated as the RC time constant of network 100, and is equal to the product of R and C. In FIG. 1(c), point e typically represents the 3db frequency response of network 100. That is, the gain at point e is approximately 70% of unity, and the corresponding power output is approximately 50% of unity. The 3db frequency (f_{co}) corresponding to point e is typically designated as the upper cut-off frequency for a low-pass filter application, and is equal to the reciprocal of $2\pi RC$.

[0015] As indicated in the FIG. 1 examples, the RC time constant directly affects certain characteristics of a network, such as the voltage vs. time relationship and the frequency response. Therefore, the proper functioning of an RC network is largely dependent on the stability of the values of its R and C components. In the case of a high precision RC network application, the stability of the R and C components is especially important. As previously

noted, IC manufacturing processes can produce deviations in the specified values of R and C components, and variations in supply voltages and environmental temperature can also adversely affect R and C stability. To compensate for RC deviations such as these, corrective action can be taken to adjust the RC time constant of a network to maintain its specified (nominal) value.

[0016] According to an exemplary embodiment of a method and apparatus for stabilizing the RC value of a network, a digital time constant is derived from a precision frequency standard such as a crystal oscillator. The digital time constant is correlated with the time constant of the network to be stabilized, and the network response to the digital time constant is compared to a predetermined reference. Deviations from the reference cause changes to be made in the network components such that the nominal RC time constant is maintained.

[0017] To derive the digital time constant in this exemplary embodiment, a frequency standard clock is divided by a factor n to achieve a pulse width that is correlated to the charge time of the network. For example, the pulse duration t_p of a 50% duty cycle clock signal f_{clk} divided by n can be described as:

$$t_p = (1/2) n / f_{clk} \quad \text{Equation (1)}$$

[0018] For an exemplary RC network that has been initially charged, the charge time t_{ch} can be expressed as :

$$t_{ch} = RC \ln(V_{dd} - V_1) / (V_{dd} - V_2) \quad \text{Equation (2)}$$

where V_{dd} is the supply voltage;

V_1 is the low value of the charging waveform; and

V_2 is the high value of the charging waveform.

[0019] To correlate the digital time constant with the charge time of the network, the digital time constant t_p of Equation (1) can be set equal to the charge time t_{ch} of Equation (2) as follows:

$$(1/2) n / f_{clk} = RC \ln\{(V_{dd} - V_1) / (V_{dd} - V_2)\} \quad \text{Equation (3)}$$

[0020] For this exemplary embodiment, assume that $V_1 = 1/8 V_{dd}$ and that $V_2 = 7/8 V_{dd}$. Equation (3) can then be rewritten as:

$$n/2 f_{clk} = RC \ln (7V_{dd}/1V_{dd}) \quad \text{Equation (4)}$$

or as: $1/2RC = \{f_{clk} \ln (7)\}/n \quad \text{Equation (5)}$

5 [0021] To solve for the frequency divider n in terms of the network output voltage frequency f_{ovs} , the two sides of Equation (5) can be divided by π (π), as follows:

$$f_{ovs} = 1/2\pi RC = \{f_{clk} \ln (7)\}/n\pi \quad \text{Equation (6)}$$

and Equation (6) can be rewritten to solve for n in terms of f_{ovs} :

$$n = \{f_{clk} \ln (7)\}/f_{ovs} \pi \quad \text{Equation (7)}$$

10 [0022] The relationships derived above for clock frequency f_{clk} , digital time constant (DTC) t_p , and charge time t_{ch} are illustrated in the timing diagram of FIG. 2. A clock signal 202 (f_{clk}) is shown in this example to be divided by an n factor of 4 in order to generate a DTC pulse 204. With clock signal 202 applied to an exemplary network (not shown), the resultant waveform, as represented by curve 206, reaches a peak value at a charge time t_{ch} that is
 15 essentially equal to the width of DTC pulse 204, and the network output voltage swing is indicated as $(V_2 - V_1)$. Therefore, for a given network configuration, the desired nominal component values determining the network time constant (e.g., R and C) will typically provide the “ideal” response relationships as depicted in FIG. 2. If there are deviations in the network components, however, the resulting changes in time constant will generally alter the
 20 desired relationships of FIG. 2.

[0023] In order to compensate for network time constant variations, an exemplary embodiment of a “tuning” arrangement measures the output voltage swing of an adjustable network and compares it to a predetermined reference voltage. If there is a mismatch, a logic command is generated that changes the network time constant until a match is achieved. This
 25 exemplary process is illustrated in the timing diagram of FIG. 3, which carries over the clock reference 202 and digital time constant 204 from FIG. 2. In FIG. 3, however, it is assumed that a network component (e.g., a capacitor array) has increased from its nominal value, and is causing the network to charge at a slower rate than desired (curve 206 (a)). As such, output

voltage swing V_a does not match reference voltage V_{ref} , and no match signal is generated. For clarity, V_{ref} in this example represents output voltage swing ($V_2 - V_1$) in FIG. 2.

[0024] In the absence of a match signal, a logic command 302 is generated that switches out (decreases) a predetermined amount of the capacitor array in the network. The resulting faster charge rate (curve 206 (b)) achieves an increased output voltage swing V_b , but, in this example, the increased voltage swing V_b still does not match reference voltage V_{ref} . Therefore, another logic command 304 is generated to decrease the capacitor array by another predetermined step. In this example, the resulting charge curve 206 (c) does achieve an output voltage swing V_c that matches reference voltage V_{ref} , thereby generating an output 306 that enables a logic command 308 to stop the tuning process.

[0025] An exemplary embodiment of a digital time constant (DTC) tracking system 400 that is configured to implement the tuning process depicted in FIG. 3 is shown in block diagram form in FIG. 4. In this embodiment, a control circuit 402 includes a clock reference module 404, a clock divider module 406, a logic command module 408, a latch module 410, and a processor 412. The algorithms that enable the proper functioning of control circuit 402 are typically implemented by processor 412, which may be any type of microprocessor, micro-controller, or other computing device capable of executing instructions in any computing language. An adjustable (tunable) network 414 is connected between control circuit 402 and a comparator 416. Network 414 is typically configured with a capacitor array and/or a resistor array that can be "tuned" by switching array elements in or out. Comparator 416 is typically configured with a reference voltage input (V_{ref}) and a clock reference input (f_{clk}), in addition to receiving an output voltage swing signal (V_{ovs}) from network 414. Reference voltage input V_{ref} is typically derived from a precision resistance ladder 418 connected across a supply voltage (not shown). Clock reference input f_{clk} is typically supplied by clock reference module 404.

[0026] Clock reference module 404 can be implemented by any suitable frequency standard such as a crystal oscillator clock circuit in order to maintain a relatively high level of accuracy in the derivation of the digital time constant. While the simplified diagrams of FIGs. 2 and 3 show a divider n equal to 4 for the purpose of illustrating the relationship between a clock signal f_{clk} and a DTC, a more realistic value of n might be in the approximate range of 100 to 200, thus offering the combined benefits of high accuracy and high

resolution. For example, a filter network operating at 250 kHz might be calibrated by a digital time constant derived from a 30 MHz clock reference with a divider n value of 120.

[0027] A typical configuration for adjustable network 414 includes a combination of resistor and capacitor elements such as those illustrated in FIG. 5. In this exemplary embodiment of an RC filter 414, a resistor 502 is shown as a simplified representation of any type of resistance configuration, such as a switched array or other resistor combination, in series with a capacitor array 504. For clarity in this example, only capacitor array 504 is shown in a tunable configuration, whereas tunable resistor arrays and/or tunable capacitor arrays may be used, depending on the dictates of the application.

[0028] In the exemplary embodiment of FIG. 5, capacitor array 504 is connected to resistor 502 in a typical low pass filter configuration. Capacitor array 504 may be configured in any suitable arrangement to enable the overall capacitance value to be adjusted incrementally. In this exemplary embodiment, array capacitors 504a, 504b, 504c, 504d, 504e, 504f are connected to the circuit through programmable switches 506, 508, 510, 512, 514, 516, respectively, so that they may be individually switched in or out. The values of programmable array capacitors 504a through 504f are generally selected to provide a relatively wide bandwidth excursion (e.g., in the approximate range of $\pm 30\%$ or more), while maintaining relatively narrow incremental steps (e.g., in the approximate range of $\pm 3\%$ to $\pm 6\%$). As noted above, this exemplary arrangement is merely one of many possible configurations that may be used for tuning a capacitor array (or a similarly configured resistor array) in accordance with the disclosed digital time constant tracking scheme.

[0029] A typical operational sequence of an exemplary digital time constant tracking process, as illustrated in FIGs. 3-5, can be more fully described in conjunction with the flow diagram 600 of FIG. 6. In step 602, a value for n is entered into clock divider module 406. In step 604, control circuit 402 is activated to initialize digital time constant tracking circuit 400 (FIG. 4) prior to calibrating RC network 414. In step 606, a digital time constant (DTC) is typically derived by dividing the clock reference f_{clk} (module 404) by n , as illustrated by waveforms 202 and 204 in FIG. 3. In step 608, capacitor array 504 (FIG. 5) is set to maximum value by programming commands from processor 412 to switches 506, 508, 510, 512, 514, 516 to connect array capacitors 504a through 504f into the RC network. As such, the total array capacitance is configured to be greater than the desired nominal capacitance

value, so that the tuning process can be unidirectional; that is, the reduction of capacitance incrementally by removing individual array capacitors until the desired value is reached.

[0030] In step 610, the DTC signal is applied to RC network 414, and the resulting output voltage swing (V_{ovs}) is applied to an input of comparator 416 (FIG. 4). In step 612, output voltage swing (V_{ovs}) is compared to reference voltage (V_{ref}) at the clock reference (f_{clk}) rate, to determine if a match has been achieved. Latch module 410 (FIG. 4) is generally configured to synchronize the timing of the DTC signal applied to RC network 414 with the discrete comparison measurements made by comparator 416. Latch module 410 is typically also configured to equalize the supply voltage for the DTC signal and the reference voltage (V_{ref}).

[0031] With the total value of capacitor array 504 (FIG. 5) connected to RC network 414, the output voltage swing (V_{ovs}) of RC network 414 is typically represented by charging waveform 206(a) in FIG. 3, which peaks at a level V_a that is less than V_{ref} . In step 614, comparator 416 outputs a “no” signal to control circuit 402, indicating that a match has not been achieved. In step 616, control circuit 402 enables logic command module 408 to output a switching signal (302 in FIG. 3) that, for example, opens switch 506 (FIG. 5) to incrementally reduce the total capacitance of capacitor array 504. In the next cycle, the subsequent output voltage swing (V_{ovs}) reaches a level V_b , as represented by charging waveform 206b in FIG. 3. Since V_b is still less than V_{ref} , comparator 416 again outputs a “no” signal (step 614), and logic command module 408 outputs a second switching signal (304) in step 616. Switching signal 304, for example, causes switch 508 (FIG. 5) to open, further reducing the capacitance of array 504 by the value of capacitor 504b. As a result, the next output voltage swing (V_{ovs}) reaches a level V_c , as indicated by charging waveform 206(c) in FIG. 3. Since V_c is essentially equal to (or slightly greater than) V_{ref} , comparator 416 outputs a “yes” signal (306 in FIG. 3) in step 614, and the calibration process ends via a control circuit 402 stop signal 308, as indicated in FIG. 3.

[0032] It will be appreciated that the exemplary digital time constant tracking process described herein can apply to a differential network as well as to a single-ended network such as RC network 414. In the case of a network receiving a differential DTC input, for example, the associated comparator would typically be configured with corresponding differential reference voltages. Referring back to the diagrams in FIG. 2, the curve 206 can be considered as the output voltage swing of a differentially configured network, while voltage

levels V_2 and V_1 can represent the corresponding differential reference voltages. It will also be appreciated that the exemplary digital time constant tracking process described herein can apply to any type of time constant-dependent circuit, such as a network having any combination of R, L and/or C components.

5 [0033] An exemplary digital time constant tracking circuit as described herein can be configured as a self-contained built-in test and calibration system on an IC chip, for example. As such, the DTC tracking circuit can be used not only to tune/retune networks at any time, but can also be configured to compute corresponding variations in environmental factors such as temperature and supply voltage. Moreover, the DTC tracking circuit can be configured to
10 monitor trends in resistor, capacitor, etc. behavior that could signal approaching end-of-life characteristics.

[0034] Accordingly, the shortcomings of the prior art have been overcome by providing an improved time constant tuning process that does not require the use of external voltages or references. A built-in self-test calibration system derives a precise digital time constant from
15 a clock frequency standard. The digital time constant is correlated with the nominal/desired time constant of a tunable network to be calibrated. The correlated digital time constant is applied to the tunable network and the resulting output voltage swing is compared to a reference voltage representing the nominal time constant characteristic of the tunable network. If the output voltage swing does not match the reference voltage, the tunable
20 network components are adjusted incrementally until a match is achieved.

[0035] The tunable network is typically configured with at least resistor and/or capacitor arrays that can be adjusted incrementally by logic command signals. The clock frequency standard is typically configured as a crystal oscillator, while the reference voltage is typically derived from a precision resistor ladder. The comparison of output voltage swing and
25 reference voltage is typically implemented in a comparator that is synchronized to the clock frequency standard. The comparator is configured to output a tune signal in the absence of a match and to output a stop signal when a match is achieved. A control circuit is typically configured to receive the output signals from the comparator and to generate logic commands to implement or to stop the tuning adjustment of the network. The tunable network may be
30 single-ended or differential, and may be comprised of resistive, capacitive, and/or inductive components. The tunable network may be configured as a filter or any other type of network whose function is generally related to the network time constant. The disclosed built-in self-

test calibration system can be configured to tune/retune the tunable network at any time, to compute corresponding variations in environmental factors, and to monitor trends in component behavior for end-of-life indications.

[0036] While at least one exemplary embodiment has been presented in the foregoing
5 detailed description, it should be appreciated that a vast number of variations exist. It should
also be appreciated that the exemplary embodiment or exemplary embodiments are only
examples, and are not intended to limit the scope, applicability, or configuration of the
invention in any way. Rather, the foregoing detailed description will provide those skilled in
the art with a convenient road map for implementing the exemplary embodiment or
10 exemplary embodiments. It should be understood that various changes can be made in the
function and arrangement of elements without departing from the scope of the invention as
set forth in the appended claims and the legal equivalents thereof.

CLAIMS

What is claimed is:

1. A method of tuning out time constant variations in a network, comprising the steps of:

5 deriving a digital time constant pulse having a width correlated to the nominal time constant of the network;

processing the digital time constant pulse through the network and measuring the output voltage waveform of the network;

10 comparing the voltage swing of the output voltage waveform to a predetermined reference voltage during each digital time constant pulse time period;

generating a tune signal when the voltage swing of the output voltage waveform does not equal or exceed the level of the predetermined reference voltage, and generating a stop signal when the voltage swing of the output voltage waveform does equal or exceed the level of the predetermined reference voltage;

15 converting the tune signal into a compensation signal for adjusting the time constant of the network; and

adjusting the time constant of the network with the compensation signal so that the voltage swing of the output voltage waveform is substantially equal to the predetermined reference voltage.

20 2. The method of claim 1 wherein the network is single-ended or differential.

3. The method of claim 1 wherein the network comprises resistive, capacitive, and inductive components.

4. A digital time constant tracking circuit for tuning out time constant variations of a resistor-capacitor (RC) network, comprising:

25 a clock reference standard configured to generate digital time constant pulses having a pulse width correlated to the nominal time constant of the RC network;

a resistor array and a capacitor array within the RC network configured to receive the digital time constant pulses from the clock reference standard and to output a charge/discharge waveform in time synchronism with the received digital time constant pulses;

5 a comparator configured to receive the charge/discharge waveform from the RC network at a first input, and to receive a predetermined reference voltage at a second input, and to generate a tune signal when the voltage swing of the charge/discharge waveform does not equal or exceed the level of the predetermined reference voltage, and to generate a stop signal when the voltage swing of the charge/discharge waveform does equal or exceed
10 the level of the predetermined reference voltage; and

a control circuit configured to receive the tune and stop signals from the comparator, and to generate an output tuning signal corresponding to a received tune signal, wherein the output tuning signal is applied to the resistor and capacitor arrays in the RC network to adjust the time constant of the RC network so that the voltage swing of the
15 charge/discharge waveform is substantially equal to the predetermined reference voltage.

5. The digital time constant tracking circuit of claim 4 wherein the clock reference standard is a crystal oscillator.

6. The digital time constant tracking circuit of claim 4 wherein the predetermined reference voltage is derived from a precision resistor ladder.

20 7. The digital time constant tracking circuit of claim 4 wherein the digital time constant tracking circuit is configured as a built-in self-test system.

8. The digital time constant tracking circuit of claim 4 wherein the comparator is configured to receive the clock reference standard at a third input, and to generate a tune or a stop signal at a rate synchronized to the frequency of the clock reference standard.

25 9. The digital time constant tracking circuit of claim 4 wherein the RC network is single-ended or differential.

10. The digital time constant tracking circuit of claim 7 wherein the RC network is configurable to be tuned at any time.

11. The digital time constant tracking circuit of claim 10 wherein variations in environmental factors corresponding to the RC network tuning changes are computed.

12. The digital time constant tracking circuit of claim 11 wherein trends in component behavior of the RC network are monitored.

5 13. A digital time constant tracking circuit for stabilizing the time constant and corresponding bandwidth of a filter network, comprising:

a clock reference standard configured to generate digital time constant pulses having a pulse width correlated to the nominal time constant of the filter network;

10 a component array within the filter network configured to receive the digital time constant pulses from the clock reference standard and to generate an output voltage waveform in time synchronism with the received digital time constant pulses;

15 a comparator configured to receive the output voltage waveform from the filter network at a first input, and to receive a predetermined reference voltage at a second input, and to generate a tune signal when the voltage swing of the output voltage waveform does not equal or exceed the level of the predetermined reference voltage, and to generate a stop signal when the voltage swing of the output voltage waveform does equal or exceed the level of the predetermined reference voltage; and

20 a control circuit configured to receive the tune and stop signals from the comparator, and to generate an output tuning signal corresponding to a received tune signal, wherein the output tuning signal is applied to the component array in the filter network to adjust the time constant of the filter network so that the voltage swing of the output voltage waveform is substantially equal to the predetermined reference voltage, thereby stabilizing the time constant and the corresponding bandwidth of the filter network.

25 14. The digital time constant tracking circuit of claim 13 wherein the clock reference standard is a crystal oscillator.

15. The digital time constant tracking circuit of claim 13 wherein the predetermined reference voltage is derived from a precision resistor ladder.

16. The digital time constant tracking circuit of claim 13 wherein the digital time constant tracking circuit is configured as a built-in self-test system.




17. The digital time constant tracking circuit of claim 13 wherein the comparator is configured to receive the clock reference standard at a third input and to generate a tune or
5 a stop signal at a rate synchronized to the frequency of the clock reference standard.

18. The digital time constant tracking circuit of claim 13 wherein the filter network is single-ended or differential.


19. The digital time constant tracking circuit of claim 13 wherein the filter network comprises resistive, capacitive, and inductive components.

10 20. The digital time constant tracking circuit of claim 16 wherein variations in environmental factors corresponding to the filter network tuning changes are computed.


1/5

**FIG. 1A****FIG. 1B****FIG. 1C**


2/5

**FIG. 2**


3/5

**FIG. 3**


4/5

**FIG. 4**

400

FIG. 5

5/5



600

FIG. 6

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US06/08741

A. CLASSIFICATION OF SUBJECT MATTER

IPC: H03B 1/00(2006.01);H03K 5/00(2006.01);H04B 1/10(2006.01)

USPC: 327/551

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 327/551-555,558,310,311

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched
NONE

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)
Please See Continuation Sheet

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 6,417,727 B1 (DAVIS) 09 July 2002 (09.07.2002), see entire document.	1-4,6,7,9-13,15,16,18-20
---		-----
Y		5,14
Y	US 6,798,218 B2 (KASPERKOVITZ) 28 September 2004 (28.09.2004), see entire document.	5,14
---		-----
A		8,17

☐ Further documents are listed in the continuation of Box C.

☐ See patent family annex.

* Special categories of cited documents:

"A"	document defining the general state of the art which is not considered to be of particular relevance	"T"	later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"E"	earlier application or patent published on or after the international filing date	"X"	document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"L"	document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"Y"	document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"O"	document referring to an oral disclosure, use, exhibition or other means	"&"	document member of the same patent family
"P"	document published prior to the international filing date but later than the priority date claimed		

Date of the actual completion of the international search

22 June 2006 (22.06.2006)

Date of mailing of the international search report

24 JUL 2006

Name and mailing address of the ISA/US

Mail Stop PCT, Attn: ISA/US
Commissioner for Patents
P.O. Box 1450
Alexandria, Virginia 22313-1450

Facsimile No. (571) 273-3201

Authorized officer

JOSE DEES

Telephone No. 571-272-1569

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US06/08741

Continuation of B. FIELDS SEARCHED Item 3:

USPGPUB, USPAT, USOCR, EPO, JPO, DERWENT search terms: ((time adj constant) or filter) and compara\$4 and (control with tun\$3), oscillator with reference adj voltage with generat\$4, oscillator near4 reference adj voltage near4 generat\$4, crystal adj oscillator near4 reference adj voltage near 4 generat\$4