

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
19 June 2003 (19.06.2003)


PCT

(10) International Publication Number  
**WO 03/050694 A1**

- (51) International Patent Classification<sup>7</sup>: **G06F 15/00**, H01L 25/00, H03K 19/177
- (74) Agents: **BURTON, Carol, W.** et al.; Hogan & Hartson, LLP, 1200 17th Street, Suite 1500, Denver, CO 80202 (US).
- (21) International Application Number: PCT/US02/35972
- (81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZM, ZW.
- (22) International Filing Date:  
8 November 2002 (08.11.2002)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:  
10/012,057 5 December 2001 (05.12.2001) US
- (84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
- (71) Applicant: **ARBOR COMPANY LLP** [US/US]; 223 South Meadow, Glenbrook, NV 89413 (US).
- (72) Inventors: **HUPPENTHAL, Jon, M.**; 10015 Burgess Road, Colorado Springs, CO 80908 (US). **GUZY, James, D.**; 223 South Meadow, P.O. Box 128, Glenbrook, NV 89413 (US).
- Published:**  
— with international search report

[Continued on next page]

(54) Title: RECONFIGURABLE PROCESSOR MODULE COMPRISING HYBRID STACKED INTEGRATED CIRCUIT DIE ELEMENTS



(57) Abstract: A reconfigurable processor module (60) comprising hybrid stacked integrated circuit "IC" die elements. In a particular embodiment disclosed herein, a processor module with reconfigurable capability may be constructed by stacking one or more thinned microprocessor (64), memory (66) and/or field programmable gate array "FPGA" die (68) elements and interconnecting the same utilizing contacts that traverse the thickness of the die. The processor module disclosed allows for a significant acceleration in the sharing of data between the microprocessor and the FPGA element while advantageously increasing final assembly yield and concomitantly reducing final assembly cost.



---

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

## RECONFIGURABLE PROCESSOR MODULE COMPRISING HYBRID STACKED INTEGRATED CIRCUIT DIE ELEMENTS

### BACKGROUND OF THE INVENTION

The present invention relates, in general, to the field of systems  
5 and methods for reconfigurable, or adaptive, data processing. More  
particularly, the present invention relates to an extremely compact  
reconfigurable processor module comprising hybrid stacked integrated  
circuit ("IC") die elements.

In addition to current commodity IC microprocessors, another  
10 type of processing element is commonly referred to as a  
reconfigurable, or adaptive, processor. These reconfigurable  
processors exhibit a number of advantages over commodity  
microprocessors in many applications. Rather than using the  
conventional "load/store" paradigm to execute an application using a  
15 set of limited functional resources as a microprocessor does, the  
reconfigurable processor actually creates the number of functional  
units it needs for each application in hardware. This results in greater  
parallelism and, thus, higher throughput for many applications.  
Conventionally, the ability for a reconfigurable processor to alter its  
20 hardware compliment is typically accomplished through the use of  
some form of field programmable gate array ("FPGA") such as those  
produced by Altera Corporation, Xilinx, Inc., Lucent Technologies, Inc.  
and others.

In practice however, the application space over which such  
25 reconfigurable processors, (as well as hybrids combining both  
microprocessors and FPGAs) can be practically employed is limited by  
several factors. Firstly, since FPGAs are less dense than  
microprocessors in terms of gate count, those packaged FPGAs having  
sufficient gates and pins to be employed as a general purpose  
30 reconfigurable processor ("GPRP"), are of necessity very large devices.

This size factor alone may essentially prohibit their use in many portable applications.

Secondly, the time required to actually reconfigure the chips is on the order of many hundreds of milliseconds, and when used in conjunction with current microprocessor technologies, this amounts to a requirement of millions of processor clock cycles in order to complete the reconfiguration. As such, a high percentage of the GPRP's time is spent loading its configuration, which means the task it is performing must be relatively long-lived to maximize the time that it spends computing. This again limits its usefulness to applications that require the job not be context-switched. Context-switching is a process wherein the operating system will temporarily terminate a job that is currently running in order to process a job of higher priority. For the GPRP this would mean it would have to again reconfigure itself thereby wasting even more time.

Thirdly, since microprocessors derive much of their effective operational speed by operating on data in their cache, transferring a portion of a particular job to an attached GPRP would require moving data from the cache over the microprocessor's front side bus to the FPGA. Since this bus runs at about 25% of the cache bus speed, significant time is then consumed in moving data. This again effectively limits the reconfigurable processor to applications that have their data stored elsewhere in the system.

These three known limiting factors will only become increasingly significant as microprocessor speeds continue to increase. As a result, the throughput benefits that reconfigurable computing can offer to a hybrid system made up of existing, discrete microprocessors and FPGAs may be obviated or otherwise limited in its potential usefulness.

#### SUMMARY OF THE INVENTION

In accordance with the disclosure of a representative embodiment of the present invention, FPGAs, microprocessors and

cache memory may be combined through the use of recently available wafer processing techniques to create a particularly advantageous form of hybrid, reconfigurable processor module that overcomes the limitations of present discrete, integrated circuit device

5 implementations of GPRP systems. As disclosed herein, this new processor module may be conveniently denominated as a Stacked Die Hybrid ("SDH") Processor.

Tru-Si Technologies of Sunnyvale, CA (<http://www.trusi.com>) has developed a process wherein semiconductor wafers may be thinned to

10 a point where metal contacts can traverse the thickness of the wafer creating small bumps on the back side much like those of a BGA package. By using a technique of this type in the manufacture of microprocessor, cache memory and FPGA wafers, all three die, or combinations of two or more of them, may be advantageously

15 assembled into a single very compact structure thus eliminating or ameliorating each of the enumerated known difficulties encountered with existing reconfigurable technology discussed above.

Moreover, since these differing die do not require wire bonding to interconnect, it is now also possible to place interconnect pads

20 throughout the total area of the various die rather than just around their periphery. This then allows for many more connections between the die than could be achieved with any other known technique.

Particularly disclosed herein is a processor module with reconfigurable capability constructed by stacking and interconnecting

25 bare die elements. In a particular embodiment disclosed herein, a processor module with reconfigurable capability may be constructed by stacking thinned die elements and interconnecting the same utilizing contacts that traverse the thickness of the die. As disclosed, such a processor module may comprise a microprocessor, memory and FPGA

30 die stacked into a single block.

Also disclosed herein is a processor module with reconfigurable capability that may include, for example, a microprocessor, memory and FPGA die stacked into a single block for the purpose of accelerating the sharing of data between the microprocessor and  
5 FPGA. Such a processor module block configuration advantageously increases final assembly yield while concomitantly reducing final assembly cost.

Further disclosed herein is an FPGA module that uses stacking techniques to combine it with a memory die for the purpose of  
10 accelerating FPGA reconfiguration. In a particular embodiment disclosed herein, the FPGA module may employ stacking techniques to combine it with a memory die for the purpose of accelerating external memory references as well as to expand its on chip block memory.

Also further disclosed is an FPGA module that uses stacking  
15 techniques to combine it with other die for the purpose of providing test stimulus during manufacturing as well as expanding the FPGA's capacity and performance. The technique of the present invention may also be used to advantageously provide a memory or input/output ("I/O") module with reconfigurable capability that includes a memory or  
20 I/O controller and FPGA die stacked into a single block.

### BRIEF DESCRIPTION OF THE DRAWINGS

The aforementioned and other features and objects of the present invention and the manner of attaining them will become more apparent and the invention itself will be best understood by reference  
25 to the following description of a preferred embodiment taken in conjunction with the accompanying drawings, wherein:

Fig. 1 is a simplified functional block diagram of a portion of a prior art computer system incorporating one or more multi-adaptive processing (MAP<sup>TM</sup> is a trademark of SRC Computers, Inc., Colorado  
30 Springs, CO) elements;

Fig. 2 is a more detailed, simplified functional block diagram of the multi-adaptive processing element illustrated in Fig. 1 illustrating the user logic block (which may comprise a field programmable gate array "FPGA") with its associated configuration read only memory ("ROM");

Fig. 3 is a functional block diagram of a representative configuration data bus comprising a number of static random access memory ("SRAM") cells distributed throughout the FPGA comprising the user logic block of Fig. 2;

Fig. 4 is a simplified, exploded isometric view of a reconfigurable processor module in accordance with the present invention comprising a hybrid device incorporating a number of stacked integrated circuit die elements; and

Fig. 5 is a corresponding functional block diagram of the configuration cells of the reconfigurable processor module of Fig. 4 wherein the FPGA may be totally reconfigured in one clock cycle by updating all of the configuration cells in parallel.

#### DESCRIPTION OF A REPRESENTATIVE EMBODIMENT

With reference now to Fig. 1, a simplified functional block diagram of a portion of a prior art reconfigurable computer system 10 is shown. The computer system 10 incorporates, in pertinent part, one or more microprocessors 12, one or more multi-adaptive processing (MAP<sup>TM</sup>) elements 14 and an associated system memory 16. A system bus 18 bidirectionally couples a MAP element 14 to the microprocessor 12 by means of a bridge 22 as well as to the system memory 16 by means of a crossbar switch 24. Each MAP element 14 may also include one or more bidirectional connections 20 to other adjacent MAP elements 14 as shown.

With reference additionally now to Fig. 2, a more detailed, simplified functional block diagram of the multi-adaptive processing element 14 illustrated in the preceding figure is shown. The multi-

adaptive processing element 14 comprises, in pertinent part, a user logic block 32, which may comprise an FPGA together with its associated configuration ROM 34. A MAP control block 36 and associated direct memory access ("DMA") engine 38 as well as an on-board memory array 40 is coupled to the user logic block 32 as well as the system bus 18.

With reference additionally now to Fig. 3, a functional block diagram of a representative configuration data bus 50 is shown comprising a number of SRAM cells distributed throughout an FPGA comprising the user logic block 32 of the preceding figure. In a conventional implementation, the configuration information that programs the functionality of the chip is held in SRAM cells distributed throughout the FPGA as shown. Configuration data is loaded through a configuration data port 52 in a byte serial fashion and must configure the cells sequentially progressing through the entire array of logic cells 54 and associated configuration memory 56. It is the loading of this data through a relatively narrow, for example, 8 bit port that results in the long reconfiguration times.

With reference additionally now to Fig. 4, a simplified, exploded isometric view of a reconfigurable processor module 60 in accordance with a representative embodiment of the present invention is shown comprising a hybrid device incorporating a number of stacked integrated circuit die elements. In this particular implementation, the module 60 comprises a die package 62 to which is coupled a microprocessor die 64, memory die 66 and FPGA die 68, all of which have a number of corresponding contact points, or holes, 70 formed throughout the area of the package 62 and various die 64, 66 and 68. It should be noted that a module 60 in accordance with the present invention may also comprise any combination of one or more of the microprocessor die 64, memory die 66 or FPGA 68 with any other of a microprocessor die 64, memory die 66 or FPGA die 68.



During manufacture, the contact holes 70 are formed in the front side of the wafer and an insulating layer of oxide is added to separate the silicon from the metal. Upon completion of all front side processing, the wafer is thinned to expose the through-silicon contacts.

5 Using an atmospheric downstream plasma ("ADP") etching process developed by Tru-Si Technologies, the oxide is etched to expose the metal. Given that this etching process etches the silicon faster, the silicon remains insulated from the contacts.

By stacking die 64, 66 and 68 with through-silicon contacts as shown, the cache memory die 66 actually serves two purposes. The first of these is its traditional role of fast access memory. However in this new assembly it is accessible by both the microprocessor 64 and the FPGA 68 with equal speed. In those applications wherein the memory 66 is tri-ported, the bandwidth for the system can be further

10 increased. This feature clearly solves a number of the problems inherent in existing reconfigurable computing systems and the capability of utilizing the memory die 66 for other functions is potentially very important.

With reference additionally now to Fig. 5, a corresponding functional block diagram of the configuration cells 80 of the reconfigurable processor module 60 of the preceding figure is shown wherein the FPGA 70 may be totally reconfigured in one clock cycle by updating all of the configuration cells in parallel. As opposed to the conventional implementation of Fig. 3, a wide configuration data port

20 82 is included to update the various logic cells 84 through an associated configuration memory 86 and buffer cell 88. The buffer cells 88 are preferably a portion of the memory die 66 (Fig. 4). In this manner, they can be loaded while the FPGA 68 comprising the logic cells 84 are in operation. This then enables the FPGA 68 to be totally

25 reconfigured in one clock cycle with all of its configuration logic cells 84 updated in parallel. Other methods for taking advantage of the significantly increased number of connections to the cache memory die

30

66 (Fig. 4) may include its use to totally replace the configuration bit storage on the FPGA die 68 as well as to provide larger block random access memory ("RAM") than can be offered within the FPGA die 68 itself.

5           In addition to these benefits, there is an added benefit of overall reduced power requirements and increased operational bandwidth. Because the various die 64, 66 and 68 (Fig. 4) have very short electrical paths between them, the signal levels can be reduced while at the same time the interconnect clock speeds can be increased.

10           Another feature of a system incorporating a reconfigurable processor module 60 is that the FPGA 68 can be configured in such a way as to provide test stimulus to the microprocessor 64, or other chips in the stack of the die package 62 during manufacture and prior to the completion of the module packaging. After test, the FPGA 68 can then  
15           be reconfigured for whatever function is desired. This then allows more thorough testing of the assembly earlier in the manufacturing process than could be otherwise achieved with traditional packaged part test systems thus reducing the costs of manufacturing.

          It should be noted that although a single FPGA die 68 has been  
20           illustrated, two or more FPGA die 68 may be included in the reconfigurable module 60. Through the use of the through-die area array contacts 70, inter-cell connections currently limited to two dimensions of a single die, may be routed up and down the stack in three dimensions. This is not known to be possible with any other  
25           currently available stacking techniques since they all require the stacking contacts to be located on the periphery of the die. In this fashion, the number of FPGA die 68 cells that may be accessed within a specified time period is increased by up to  $4VT/3$ , where "V" is the propagation velocity of the wafer and "T" is the specified time of  
30           propagation.

Obviously these techniques are similarly applicable if other die types are added or substituted into the stack. These may include input/output ("I/O") application specific integrated circuits ("ASICs") or memory controllers and the like.

5           The disclosed technique for die interconnection used in forming the module of the present invention is superior to other available alternatives for several reasons. First, while it would be possible to stack pre-packaged components instead, the I/O connectivity between such parts would be much lower and limited to the parts' periphery,  
10           thereby obviating several of the advantages of the stacked die system disclosed. Collocating multiple die on a planar substrate is another possible technique, but that too suffers from limited I/O connectivity and again does not allow for area connections between parts. Another option would be to fabricate a single die containing  
15           microprocessor, memory and FPGA. Such a die could use metalization layers to interconnect the three functions and achieve much of the benefits of die stacking. However such a die would be extremely large resulting in a much lower production yield than the three separate die used in a stacked configuration. In addition, stacking allows for a  
20           ready mix of technology families on different die as well as offering a mix of processor and FPGA numbers and types. Attempting to effectuate this with a single large die would require differing mask sets for each combination, which would be very costly to implement.

          While there have been described above the principles of the  
25           present invention in conjunction with specific integrated circuit die elements and configurations for a specific application, it is to be clearly understood that the foregoing description is made only by way of example and not as a limitation to the scope of the invention. Particularly, it is recognized that the teachings of the foregoing  
30           disclosure will suggest other modifications to those persons skilled in the relevant art. Such modifications may involve other features which are already known per se and which may be used instead of or in

addition to features already described herein. Although claims have been formulated in this application to particular combinations of features, it should be understood that the scope of the disclosure herein also includes any novel feature or any novel combination of

5 features disclosed either explicitly or implicitly or any generalization or modification thereof which would be apparent to persons skilled in the relevant art, whether or not such relates to the same invention as presently claimed in any claim and whether or not it mitigates any or all of the same technical problems as confronted by the present invention.

10 The applicants hereby reserve the right to formulate new claims to such features and/or combinations of such features during the prosecution of the present application or of any further application derived therefrom.

What is claimed is:

## CLAIMS:

1. A processor module comprising:  
at least a first integrated circuit die element including a  
programmable array; and  
5 at least a second integrated circuit die element stacked with and  
electrically coupled to said programmable array of said first integrated  
circuit die element.
2. The processor module of claim 1 wherein said programmable  
array of said first integrated circuit die element comprises an FPGA.
- 10 3. The processor module of claim 1 wherein said processor of said  
second integrated circuit die element comprises a microprocessor.
4. The processor module of claim 1 wherein said second integrated  
circuit die element comprises a memory.
5. The processor module of claim 1 further comprising:  
15 at least a third integrated circuit die element stacked with and  
electrically coupled to at least one of said first or second integrated  
circuit die elements.
6. The processor module of claim 5 wherein said third integrated  
circuit die element comprises a memory.
- 20 7. The processor module of claim 1 wherein said programmable  
array is reconfigurable as a processing element.
8. The processor module of claim 1 wherein said first and second  
integrated circuit die elements are electrically coupled by a number of  
contact points distributed throughout the surfaces of said die elements.
- 25 9. The processor module of claim 8 wherein said contact points  
traverse said die elements through a thickness thereof.

10. The processor module of claim 9 wherein said die elements are thinned to a point at which said contact points traverse said thickness of said die elements .
11. A reconfigurable computer system comprising:  
5 a processor;  
a memory; and  
at least one processor module including at least a first integrated circuit die element having a programmable array and at least a second integrated circuit die element stacked with and electrically coupled to  
10 said programmable array of said first integrated circuit die element.
12. The computer system of claim 11 wherein said programmable array of said first integrated circuit die element comprises an FPGA.
13. The computer system of claim 11 wherein said processor of said second integrated circuit die element comprises a microprocessor.
- 15 14. The computer system of claim 11 wherein said second integrated circuit die element comprises a memory.
15. The computer system of claim 11 further comprising:  
at least a third integrated circuit die element stacked with and electrically coupled to at least one of said first or second integrated  
20 circuit die elements.
16. The computer system of claim 15 wherein said third integrated circuit die element comprises a memory.
17. The computer system of claim 11 wherein said programmable array is reconfigurable as a processing element.
- 25 18. The computer system of claim 11 wherein said first and second integrated circuit die elements are electrically coupled by a number of contact points distributed throughout the surfaces of said die elements.

19. The computer system of claim 18 wherein said contact points traverse said die elements through a thickness thereof.

20. The computer system of claim 19 wherein said die elements are thinned to a point at which said contact points traverse said thickness  
5 of said die elements.

21. A processor module comprising:  
at least a first integrated circuit die element including a programmable array;  
at least a second integrated circuit die element including a  
10 processor stacked with and electrically coupled to said programmable array of said first integrated circuit die element; and  
at least a third integrated circuit die element including a memory stacked with and electrically coupled to said programmable array and said processor of said first and second integrated circuit die elements  
15 respectively.

22. The processor module of claim 21 wherein said programmable array of said first integrated circuit die element comprises an FPGA.

23. The processor module of claim 21 wherein said processor of said second integrated circuit die element comprises a microprocessor.

20 24. The processor module of claim 21 wherein said memory of said third integrated circuit die element comprises a memory array.

25. The processor module of claim 21 wherein said programmable array is reconfigurable as a processing element.

26. The processor module of claim 21 wherein said first, second and  
25 third integrated circuit die elements are electrically coupled by a number of contact points distributed throughout the surfaces of said die elements.

27. The processor module of claim 26 wherein said contact points traverse said die elements through a thickness thereof.
28. The processor module of claim 27 wherein said die elements are thinned to a point at which said contact points traverse said thickness  
5 of said die elements.
29. A programmable array module comprising:  
at least a first integrated circuit die element including a field programmable gate array; and  
at least a second integrated circuit die element including a  
10 memory array stacked with and electrically coupled to said field programmable gate array of said first integrated circuit die element.
30. The programmable array module of claim 29 wherein said field programmable gate array is programmable as a processing element.
31. The programmable array module of claim 30 wherein said  
15 memory array is functional to accelerate reconfiguration of said field programmable gate array as a processing element.
32. The programmable array module of claim 30 wherein said memory array is functional to accelerate external memory references to said processing element.
- 20 33. The programmable array module of claim 30 wherein said memory array is functional as block memory for said processing element.
34. A reconfigurable processor module comprising:  
at least a first integrated circuit die element including a  
25 programmable array;  
at least a second integrated circuit die element including a processor stacked with and electrically coupled to said programmable array of said first integrated circuit die element; and



at least a third integrated circuit die element including a memory stacked with and electrically coupled to said programmable array and said processor of said first and second integrated circuit die elements respectively,

5 whereby said processor and said programmable array are operational to share data therebetween.

35. The reconfigurable processor module of claim 34 wherein said memory is operational to at least temporarily store said data.

36. The reconfigurable processor module of claim 34 wherein said  
10 programmable array of said first integrated circuit die element comprises an FPGA.

37. The reconfigurable processor module of claim 34 wherein said processor of said second integrated circuit die element comprises a microprocessor.



15 38. The reconfigurable processor module of claim 34 wherein said memory of said third integrated circuit die element comprises a memory array.

39. A programmable array module comprising:  
at least a first integrated circuit die element including a field  
20 programmable gate array; and  
at least a second integrated circuit die element including a memory array stacked with and electrically coupled to said field programmable gate array of said first integrated circuit die element, said first and second integrated circuit die elements being coupled by  
25 a number of contact points distributed throughout the surfaces of said die elements.


40. The programmable array module of claim 39 wherein said field programmable gate array is programmable as a processing element.

41. The programmable array module of claim 40 wherein said memory array is functional to accelerate reconfiguration of said field programmable gate array as a processing element.
42. The programmable array module of claim 40 wherein said  
5 memory array is functional to accelerate external memory references to said processing element.
43. The programmable array module of claim 40 wherein said memory array is functional as block memory for said processing element.
- 10 44. The programmable array module of claim 39 wherein said contact points are further functional to provide test stimulus from said field programmable gate array to said at least second integrated circuit die element.
45. The programmable array module of claim 39 further comprising:  
15 at least a third integrated circuit die element stacked with and electrically coupled to at least one of said first or second integrated circuit die elements.
46. The programmable array module of claim 45 wherein said third integrated circuit die element includes another field programmable gate  
20 array.
47. The programmable array module of claim 45 wherein said third integrated circuit die element includes an I/O controller.


1/4



**Fig. 2**  
Prior Art




3/4



**Fig. 4**

4/4




80

**Fig. 5**

# INTERNATIONAL SEARCH REPORT

International application No.

PCT/US02/35972

<b>A. CLASSIFICATION OF SUBJECT MATTER</b> IPC(7) : G06F 15/00; H01L 25/00; H03K 19/177 US CL : 326/41; 712/15 According to International Patent Classification (IPC) or to both national classification and IPC		
<b>B. FIELDS SEARCHED</b> Minimum documentation searched (classification system followed by classification symbols) U.S. : 326/39, 40, 41; 712/15, 16 Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched NONE Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) Please See Continuation Sheet		
<b>C. DOCUMENTS CONSIDERED TO BE RELEVANT</b>		
Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X --- Y	US 6,092,174 A (ROUSSAKOV) 18 July 2000 (18.07.2000), see entire document.	1-8,11-18,21-26,29-47 ----- 9,10,19,20,27,28
Y	US 5,585,675 A (KNOPF) 17 December 1996 (17.12.1996), see entire document.	9,10,19,20,27,28
X --- Y	US 5,652,904 A (TRIMBERGER) 29 July 1997 (29.07.1997), see entire document.	1-6,8,11-16,18,21-24, 26,29-31,33-43,45-47 ----- 9,10,19,20,27,28
<input type="checkbox"/> Further documents are listed in the continuation of Box C. <input type="checkbox"/> See patent family annex.		
* Special categories of cited documents: "A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier application or patent published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art "&" document member of the same patent family		
Date of the actual completion of the international search 07 January 2003 (07.01.2003)		Date of mailing of the international search report 02 APR 2003
Name and mailing address of the ISA/US Commissioner of Patents and Trademarks Box PCT Washington, D.C. 20231 Facsimile No. (703) 305-3230		Authorized officer Daniel D. Chang Telephone No. (703) 308-0956 

# INTERNATIONAL SEARCH REPORT

PCT/US02/35972

## Continuation of B. FIELDS SEARCHED Item 3:

USPTO APS EAST

search terms: microprocessor, processor, die, FPGA, memory, programmable array, reconfigurable