

(19)
(12)

(KR)
(B1)

(51) 。 Int. Cl. ⁶
H03L 7/00

(45)
(11)
(24)

2002 01 10
10 - 0319890
2001 12 22

(21) 10 - 1999 - 0002404
(22) 1999 01 26

(65) 2000 - 0051784
(43) 2000 08 16

(73)

3 416

(72)

204 1404

24

(74)

:

(54)

가 , tTOTAL() = 2T()

가 1 가 2 가 2

1

2a 2b RS

3a 3b

4

5a $t_{TOTAL} < T$ (CLKIN), (CLKMID), (CLKOUT)

5b $t_{TOTAL} > T$ (CLKIN), (CLKMID), (CLKOUT)

6 4

7 6

8 6

(DLL, Delay Locked Loop)

(tAC)

e - to - digital conversion),

(Clock Recovery),
(High speed serial links)

(Precise tim

(Hybrid DLL)
Characteristics)

(False State)
(Jitter Accumulation)

가

(Analog DLL),

(Lock)

가

가

(Noise Susceptibility)

(Digital DLL),

(Jitter

1 가 .

1 , (d1 dn)
 (11), (CLKIN) (CLKOUT)
 (13), (13) (FWD, BCK) (d1
 dn) 가 (15)
 (CLKIN) (CLKOUT)

(13) RS (Three - state Phase Frequency Dector,
 PFD)가 RS 가 2a 2b ,
 가 3a 3b . 2a 3a (11) (tTO
 TAL) (CLKIN) (T) , tTOTAL = , 2b
 3b (11) (tTOTAL) (CLKIN) (T) , tTOTAL
 = +T

(13) RS 가 (FWD)가 (15) ((d1 dn) 가 , tTOTAL = T
 tTOTAL = +T , tTOTAL = (BCK, FWD) ,
 , tTOTAL = 2T

RS tTOTAL = +mT(m=0,1,2,...)
 (BCK, FWD) , tTOTAL = +mT(m=1,2,...)
 가 , tTOTAL = nT(n=2,3,4,...)
 (d1 dn) , 가 tTOTAL = 2T
 가 가 .

가 , 가 (d1 dn)
 가 (d1 dn)
 가

T , 가 , tTOTAL = 2
 , 가 , tTOTA
 L = 2T

가 1

2 가

2 1 가

1 3 1

2 가 1 3

1 가 2 1 3

2 가 2 1

가 가

가 가

가 가

4

4 (45) (41), (43),

(41) (d1 dn) (CLKIN)

(CLKOUT) (43) (CLKIN),

(d1 dn) (CLKMID),

(CLKOUT) 1 2 (BCK, FWD)

(CLKMID) (d1) (dn) (d1)

가 (dn) 가

(45) 1 2 (BCK, FWD) (d1 dn)
 가 (VCON) (45) 1 2 (BCK, FWD)
 ()

(41) (tTOTAL) (CLKIN) (T)
 tTOTAL < T (41) (tTOTAL) (CLKIN) (T)
 , tTOTAL > T (43) (CLKMID)가
 5a , tTOTAL < T CLKIN, CLKMID, CLKOUT, CLKIN, CL
 KMID, CLKOUT,... 5b , tTOTAL > T CLKIN, CLKOU
 T, CLKMID, CLKIN, CLKOUT, CLKMID,... (43)
 tTOTAL < T tTOTAL > T

(43) CLKMID CLKIN 가 CLKOUT
 tTOTAL > T (5b). (43) 1 (BCK)
 (45)가 (d1 dn)
 tTOTAL = T (43) CLKMID CLKOUT
 가 CLKIN tTOTAL < T (5a).
 (43) 2 (FWD) (45)가 (d1 dn)
 가 , 가 tTOTAL = T

6 4
 6 , , 1 3 (61, 63, 65), (67)

1 (61) , (CLKMID) (RDY) ' ' 2
 (63) , (RESET) (RDY) ' ' (CLKIN)
 (BCK) 1 (BCK) , (RESET) 1

3 (65) , (RDY)가 ' ' (CLKOUT)
 2 (FWD) ' ' (RESET)
 2 (FWD) (67) , (RDY),
 1 (BCK), 2 (FWD)가 ' ' (RESET)
 ' (RESET)가 ' ' (RDY), 1
 (BCK), 2 (FWD)가 ' ' .

7 6 (State Transition Diagram) , 8 6

7 8 6 4

91). (RDY), 1 (BCK), 2 (FWD)가 (RESET)가 (RDY), 1 (BCK), 3 (61, 63, 65) (Disabled, 7 (RDY), 1 (BCK), 2 (FWD)가 (RDY)가 (Read CLKMID) (RDY)가 (CLKOUT) 가 (

CLKIN) (RDY)가 (CLKOUT) 가 ((8a), (CLKOUT) (FWD)가 (FWD) (45)가 (d1 dn) 가 (Forward, 7 97). (CLKIN) 1 (BCK)가 (BCK)가 (RDY), 1 (BCK), 2 (FWD)가 (RDY), 1 3 (61, 63, 65) (Disabled, 7 91). (RDY), 1 (BC K), 2 (FWD)가 (

KOUT) (RDY)가 (CLKIN) 가 (CL (8b), (CLKIN) (BCK)가 (BCK) (45) 가 (d1 dn) (Backward, 7 95). (CLKOUT) 2 (FWD)가 (FWD)가 (RDY), 1 (BCK), 2 (FWD)가 (RDY), 1 3 (61, 63, 65) (Disabled, 7 91). (RDY), 1 (BCK), 2 (FWD)가 (

(d1 dn) 가 , tTOTAL = 2T tTOTAL < T tTOTAL > T tTOTAL = T 가

tTOTAL = T 가 , tTOTAL < T tTOTAL > T

(57)

1.

;

가

1

가

2

;

1 가 , 2 .

2.

1 , ,

1 ; ,

가 1 2 ; 1 ,

가 2 3 ; 2 ,

, 1 , 2 가 .

3.

;

, , 1 2 ;

1 2 가 .

4.

3 , ,

1 ; ,

가 1 2 ; 1 ,

가 2 3 ; 2 ,


, 1 , 2 가 .

5.


,

가 ;


가 가




2a




2b




3a




3b




4




5a




5b




6



7



8a



8b

