

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
7 September 2001 (07.09.2001)

PCT

(10) International Publication Number
WO 01/65565 A1

(51) International Patent Classification⁷: **G11C 15/04**,
11/412, H01L 21/8244, 27/11

(74) Agent: **PILLAY, Kevin**; Fasken Martineau DuMoulin
LLP, Suite 4200, Toronto Dominion Bank Tower, Box 20,
Toronto Dominion Centre, Toronto, Ontario M5K 1N6
(CA).

(21) International Application Number: PCT/CA01/00273

(22) International Filing Date: 5 March 2001 (05.03.2001)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
2,299,991 3 March 2000 (03.03.2000) CA

(71) Applicant (for all designated States except US): **MOSAID
TECHNOLOGIES INCORPORATED** [CA/CA]; 11
Hines Road, Kanata, Ontario K2K 2X1 (CA).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU,
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ,
DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR,
HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR,
LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ,
NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM,
TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.

(84) Designated States (*regional*): ARIPO patent (GH, GM,
KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian
patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European
patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE,
IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF,
CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

(72) Inventors; and


(75) Inventors/Applicants (for US only): **FOSS, Richard**,
C. [GB/GB]; 28 Raith Gardens, Kirkaldy Fife KY2 5NJ
(GB). **O'CONNELL, Cormac** [CA/CA]; 27 Jackson
Court, Kanata, Ontario K2K 1B6 (CA).

Published:

— with international search report

[Continued on next page]

(54) Title: AN IMPROVED HIGH DENSITY MEMORY CELL



(57) Abstract: A memory cell comprising an inverting stage, an access transistor coupled between a data line and an input of the inverting stage, the access transistor being responsive to a control signal for selectively coupling the data line and the inverting stage input, a feedback transistor coupled to the inverting stage input and being responsive to an output of the inverting stage for latching the inverting stage in a first logic state and whereby the cell is maintained in a second logic state by a leakage current flowing through the access transistor which is greater than a current flowing through the feedback transistor.

WO 01/65565 A1



— before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

AN IMPROVED HIGH DENSITY MEMORY CELL

This invention relates to memory devices and more particularly, to a memory cell for embedded memory applications. One particular application discussed herein is constructing content addressable memories (CAM's) for use in embedded memory systems.

BACKGROUND OF THE INVENTION

Semiconductor memory has continued to increase in density as a result of a number of technological advances in reducing transistor minimum feature sizes and increased flexibility in semiconductor device manufacturing capabilities. Both static random access memories (SRAMs) as well as dynamic random access memories (DRAMs) have benefited from advances in commodity as well as embedded implementations. Embedded memory applications typically involve combining memory and other logic functions onto a single semiconductor device resulting in very high bandwidth operation between the memory portion and the other circuitry. Common applications for embedded memory systems include microprocessor cache memory, microcontroller memory, and various system-on-a-chip applications.

In the networking industry, memory plays an important role in increasing the performance of networking systems in general, and specifically for example in the area of Layer 3 Fast Ethernet and Gigabit switches. One particular role which memory plays in such switches is for fast address look-ups. Typically, this type of operation involves comparing an incoming data packet's address information with an existing database consisting of possible addresses indicating where the incoming packet can be forwarded. This type of operation is very well suited for implementation using Content Addressable Memory (CAM) especially as network protocols change and databases used for storing such information continue to grow.

Historically CAMs have not gained as widespread usage as DRAMs or SRAMs due to the larger cell size required to implement CAM. In application specific circuits (ASICs) however, CAMs have been often used to implement application specific memories for such applications as table look-up and associative computing.

For networking applications, CAM is best suited in applications that require the implementation of high performance wide word search algorithms. In such cases, CAM-based searches provide an advantage over other search algorithms implementations, such as software-implemented binary tree based searches for example. This is due to CAM's capability of performing searches using very wide words and searching multiple locations in parallel. Typically, data in a CAM is accessed based on contents of its cells rather than on physical locations. A CAM operates by comparing information to be searched, referred to as search data, against the contents of the CAM. When (and if) a match is found, the match address is returned as the output.

A general background discussion about the various types of CAM cells and their operation is given in the article, "Content-addressable memory core cells – A survey," by Kenneth Schultz in INTEGRATION, the VLSI journal 23 (1997) pg. 171-188. As discussed in the article, CAM cells can be implemented with both SRAM and DRAM type memory cells. There are clearly advantages and disadvantages to using both types of memories to build CAMs. Generally, DRAM based CAMs have a higher density capacity due to the reduced number of elements required to build a cell as compared with SRAM based CAMs but suffer from the additional complication of requiring periodic refresh in order to maintain the stored data. Various DRAM based CAM cells have been proposed such as in US Patent No. 3,701,980 to Mundy, and US Patent No's 4,831,585; 4,799,192 to Wade and Sodini and more recently to Lines et al. in US application 09/533,128 assigned to MOSAID Technologies.

For example, a CMOS six transistor (6T) SRAM Cell has been widely used for many years, as shown schematically in **Figure 1**. It is a simple robust arrangement and, depending on the ratio of the access transistors T_a and the inverter devices T_n and their complementary loads T_p , may be read either non-destructively or destructively, in which latter case, the data stored must be sensed and written back into the cell. Even the destructive read is a far simpler operation than the corresponding operation of a classic 1T cell DRAM. The drawback of this cell is that it requires a relatively large area for the six transistors and, now increasingly important in modern processes, their contacts and internal cross-coupled interconnections. The need for both

complementary bit and $\overline{\text{bit}}$ lines to each cell is a further constraint on packing density as is the need to supply voltages Vdd and Vss to each cell.

Also known for many years is the asymmetric 5T cell, as shown schematically in **Figure 2**. This is a small improvement over the 6T cell of **Figure 1** but the added
5 difficulty in ensuring reliable writing and the slower sensing on the single unbalanced bit line means that it is much less used.

Finally there are a number of versions of 4T cells. A common arrangement uses very high value resistors replacing the cross-coupled PMOS loads, as shown schematically in **Figure 3**. These simply have to overcome the leakage of the cell
10 storage nodes. The logic high level is also restored from the bit line each time the cell is accessed and the cell can thus operate in a dynamic mode.

Several attempts have also been made to make the access transistors serve much the same function as the resistive loads, feeding charge from the bit lines to maintain a "one" level. In the mid 1970's, Intel described a "Planar Refresh" 1K DRAM using
15 cells with four transistors with the word lines periodically pulsed to refresh all cells simultaneously. More recently, a four-transistor (4T) approach was presented by NEC, "A 16Mb 400MHz Loadless CMOS Four-Transistor SRAM Macro," ISSCC, February, 2001 which used p-channel access transistors with higher leakage than the n-channel cross-coupled devices.

20 The above circuits have some disadvantages in that for many memory applications, there is an increased demand for single chip solutions or so called system-on-a-chip solutions, which require the merging of memory and logic functions onto a single semiconductor chip. For DRAM cells, the DRAM fabrication typically requires special processing steps to construct the cell capacitor structures, such as stacked or
25 trench cell capacitors. Conversely, SRAM memory cells can be easily implemented by using standard logic processes or so-called "non-DRAM processes". A disadvantage however of SRAM memory, is that an SRAM cell typically comprised of 6T or 4T plus 2 resistors, takes up substantially more silicon area than a single transistor plus capacitor found in a typical DRAM cell. When used to construct ternary CAM (three
30 logic state) memory cells, these characteristics of DRAM and SRAM cells are amplified due to the additional complexity required to implement the exclusive NOR

function required of a typical ternary CAM cell resulting in relatively large CAM memory cells. And although DRAM based CAMs provide a density advantage over SRAM based CAMs, the special fabrication process steps typically required for DRAM based technology limit the current potential of DRAM based CAMs in embedded
5 memory applications.

While processes offering DRAM process steps combined with regular logic capability are becoming more available, there is increasing concern that the complexity and cost justify their use only in a limited number of applications. More importantly, the time delay between the availability in the industry of such processes relative to
10 simpler all-logic processes for a given geometry, further impacts the economic case for embedding DRAM. Thus for a given memory-to-logic ratio on a die, the die will actually be larger in the case of using a merged DRAM/logic 0.25 micron process to implement the memory portion vs. using SRAM on an all-logic 0.18 micron process to implement the memory portion. This is particularly problematic in applications such as
15 CAM with a high logic overhead even in stand-alone form which incur an even greater area penalty when embedded.

As further considerations, portability between different foundry processes is poorer for the merged process and there are CAD tool inadequacies at this time.

Accordingly, primarily although not exclusively for embedded memory
20 applications, it is desirable to provide a memory cell which benefits from DRAM based high density characteristics but can be implemented in a pure logic process, requiring no additional fabrication process steps for constructing capacitive structures. Preferably, this new cell consists of fewer transistors than typical SRAM memory cells and does not require a cell capacitor to store charge. It is further desirable to use this
25 type of high density memory cell to construct embedded cells for CAM's.

SUMMARY OF THE INVENTION

The present invention seeks to provide a memory cell for high density cell
30 applications having a smaller cell size than conventional SRAM cells, and that is capable of static data storage that is, no refresh of data in the cell is required.

An advantage of the present invention is to replace both regular and embedded SRAM and DRAM cells. In particular, the memory cell can be built using a regular logic process with requiring additional process steps associated with complex capacitive structures. In addition, the memory cell is particularly well suited to complex functions requiring independent read and write paths and content-addressable memories (CAMs).

In accordance with this invention, there is provided a memory cell comprising:

- (a) an CMOS inverting stage having an input node and an output node;
- (b) an access transistor coupled between a bit line and the input node of said inverting stage for selectively coupling said bit line to said inverting stage input node in response to a control signal received along a control line; and
- (c) a feedback element coupled between said inverting stage output node and a supply line for latching said inverting stage in a first logic state in response a signal at the input node of said inverting stage.

BRIEF DESCRIPTION OF THE DRAWINGS

These and other features of the preferred embodiments of the invention will become more apparent in the following detailed description in which reference is made to the appended drawings wherein:

Figure 1 is a schematic diagram of an 6T SRAM cell, according to the prior art;
Figure 2 is a schematic diagram of an 5T SRAM cell, according to the prior art;
Figure 3 is a schematic diagram of an 4T SRAM cell with a resistive load, according to the prior art;

Figure 4 is a schematic diagram of a “loadless” 4T SRAM cell, according to the prior art;

Figure 5 is a memory cell, according to an embodiment of the present invention;

Figure 6 is a ternary CAM cell, according to a further embodiment of the invention;

Figure 7 is a schematic diagram of an n-channel quad configuration, according to an embodiment of the present invention;

Figure 8 is a schematic diagram of a ternary CAM cell, according to a another embodiment of the present invention;

Figure 9 is a schematic diagram of an asymmetric 4T memory cell according to a further embodiment;

5 **Figure 10** is a schematic diagram of a memory cell according to another embodiment;

Figure 11 is a schematic diagram of a binary CAM cell using the cell of Figure 10;

10 **Figure 12** is a schematic diagram of a full ternary cam cell using the cells of Figure 10;

Figure 13 is a schematic diagram of a simplified ternary cell of Figure 12; and

Figure 14 is a schematic diagram of a layout of $\frac{1}{2}$ the ternary CAM cell of figure 12. .

15 **DESCRIPTION OF THE PREFERRED EMBODIMENTS**

Referring to **Figure 4**, there is shown a loadless CMOS 4T SRAM cell 100 according to the prior art. The SRAM cell 100 comprises a pair of cross-coupled NMOS devices 102 and 104 for drive transistors and a pair of PMOS devices 106 and 108 coupled to respective nodes C and D for access transistors. This configuration
 20 resembles a loadless CMOS four-transistor (4T) DRAM cell used in the 1970's except that in this prior art implementation, the cross-coupled devices are NMOS and the access devices are PMOS. The access transistors 106 and 108 are connected to respective bit lines (BL / \overline{BL}), with their gates connected to a word line (WL). The circuit arrangement 100 is constructed with the transistors having characteristic such
 25 that if the bit lines (BL / \overline{BL}) are precharged logic high (VDD) and the manufacturing process and/or the p-channel gate voltage is manipulated to ensure that the PMOS devices have higher leakage current than the NMOS devices, the cell 100 will operate similar to a standard resistance loaded SRAM cell. In other words, in order to retain the data without a refresh cycle, an OFF-state current of the PMOS device I_{OFF-P} has to
 30 be higher than that of the NMOS device I_{OFF-N} .

The cell 100 uses the PMOS access transistors 106 and 108 as load devices to maintain the data in the cell without the need for a refresh operation. More specifically, in a stand-by case, the bit lines (BL / \overline{BL}) are precharged to VDD supply (high) and the word line WL is also precharged to VDD.

5 Assuming that data in the cell is stored as a logic high ('H') or VDD level at node C and logic low ('L') or VSS level at node D, (the opposite state, i.e. 'H' on node D and 'L' on node C could also be stored, of course) the cell maintains this stored data, i.e. the 'H' at node C by ensuring that the leakage or OFF-state current through the PMOS access transistor 108 is greater than the OFF-state current through the NMOS transistor 104, i.e. $I_{OFF-P} \gg I_{OFF-N}$. This is achieved by increasing the threshold voltage of the NMOS device relative to the threshold voltage of the PMOS device so as to allow more leakage current to flow through the PMOS device 108 than through the NMOS device 104. As a result, the OFF-state current of the NMOS transistor 104 with $V_{DS}=1.8V$ (i.e. the voltage across its drain-source) is lower than the OFF-state current of the PMOS transistor 108 with $V_{DS}=0.05V$ by approximately two orders of magnitude.

There are a number of ways for biasing the "leakage current race" in the circuit of **Figure 4**. Simply controlling transistor threshold voltages V_T 's by selective gate ion implantation is one. P-channel devices built with N-type polysilicon gates tend to leak due to adverse work function effects creating a buried channel. If the issue is predominantly one of sub-threshold leakage, then adjusting width and/or lengths may accomplish the desired relative difference in threshold voltages. Another solution is to apply a bias voltage to the transistor's tub or substrate (depending on device polarity) to adjust the threshold voltage. For example, for a circuit having PMOS cross-couples and NMOS access devices and aiming to have NMOS leakage current greater than the PMOS leakage current, by applying a voltage to (or pumping) the n-type tub (i.e. the tub in which the PMOS devices reside) to a voltage higher than VDD, would increase the PMOS devices' threshold voltage, V_{TP} , thereby lowering the P-sub-threshold current. This approach would only be effective if leakage from the source or drain of the PMOS transistor to the n-type tub did not excessively increase and thereby eliminate the gain in V_{TP} .

Referring now to **Figure 5** there is shown generally by numeral 200 an improved memory cell, according to an embodiment of the present invention. The cell 200 is comprised of a pair of crossed-coupled PMOS transistors 202 and 204 each having their respective sources coupled to a VDD supply and transistor 204 having its drain coupled at node A to an NMOS pull-down transistor 208, thereby forming an inverting stage, and transistor 202 having its source coupled at node B to an NMOS access transistor 206 which couples node B to a bit line BL while its gate is coupled to a word line WL. The NMOS transistor 208 has its source coupled to the word line WL while its gate is coupled to node A of the cross-coupled pair.

Thus, it may be seen that the cell 200 of **Figure 5** is an improvement over the cell 100 shown schematically in **Figure 4**, in that there is a reduction of one bit line and the ground line VSS. In addition, the cell 200 provides at least one "hard" node A (i.e. a node which maintains the voltage level without significant degradation as long as the WL remains enabled thereby providing a ground for a possible search interrogation in a CAM operation. Just as regular 4T SRAM cell can operate dynamically or statically, if a "keeper" current is supplied by a resistive load or other similar means, the cell 200 may be operated in either dynamic or static mode. Schematically, the cell 200 is shown "upside down" compared to the cell 100 of Figure 4, in that the transistor types of the cross-coupled and access devices are reversed. However, depending on how the leakages between P and N are controlled, the cell 200 can equally well be implemented with N-channel devices as the cross-coupled transistors 202 and 204 and P-channel transistors as access devices 206 and 208 while the bit line is held normally high. This alternate embodiment will be discussed in further detail with reference to Figures 9 and 10.

Referring back to **Figure 5**, the cell configuration 200 has its word line (WL) normally held at logic low or ground voltage and is only pulsed high briefly to turn on the access device 206 after which it is returned to the ground voltage level. Therefore, the word line (WL) serves as the ground for the inverting stage of the circuit. This has a drawback of increasing the word line capacitance, but has the advantage of eliminating a metal line running through the CAM cell and simplifying writing to the cell.

The operation of the cell may be explained as follows: in a write operation, the bit line BL is set high or low depending on the logic of the data to be written. The word line WL is then pulsed for a predetermined period. During the time period when the WL is high, data is passed to the "soft" node B (i.e. a node which will experience signal degradation without unless refreshing to the node is provided) via the access device 206. Once WL returns to logic low, data is stored on the "soft" node B and the inverted or "hard" node A.

There are two write operation cases where a change of state of the cell 200 is possible. The first is writing of a logic low into a cell which currently stores a logic high, and the second is the writing of a logic high into a cell which currently stores a logic low. The other two possibilities are the writing of a logic low into a cell which already stores a logic low and a writing of a logic high into a cell which already stores a logic high. These latter two possibilities are also supported but will not be described in detail since no change of state in the cell occurs.

Firstly, consider the case of writing a logic low into a cell, which stores a logic high. Prior to the write operation beginning, the "soft node" B is logic high and the inverted or "hard node" A is logic low. As previously mentioned, the write line WL is kept logic low during "standby". Next, a logic low is loaded onto the bit line BL and the WL begins to rise turning on the access device 206, thereby bringing node B to a logic low, which in turn, sets node A to logic high through the pull-up PMOS transistor 204 in the inverting stage. The PMOS transistor 202, which is connected to the "soft" node B, is therefore turned off. Once the WL is turned off, the access device 206 turns off so both the access device 206 and the pull-up PMOS transistor 202 are both off. The logic low data on node B is kept in this state through leakage current only. Specifically, the leakage or OFF-state current flowing through the NMOS access device 206 is greater than the OFF-state current flowing through the PMOS pull-up transistor 202 connected to node B. This can be accomplished for example, by setting a threshold voltage of the NMOS transistor 206 to be lower than that of the PMOS transistor 202. This lets the access NMOS device 206 conduct more than the PMOS device 202. Alternately, the threshold voltages of the NMOS and PMOS devices can be altered by applying a higher than VDD voltage to the N-type tub in which the PMOS device lies.

Secondly, consider the case of writing a logic high into a cell that stores a low. In essence a similar process as described above is executed. A logic high is placed on the bitline BL. The word line WL is brought to logic high turning ON the access NMOS device 206. This passes a $V_{DD} - V_{TN}$ level to node B (the threshold voltage drop V_{TN} occurs across the NMOS access device 206). The NMOS control device 208 is now ready to turn ON. The VDD level at the access transistor 206 occurs when the bit line BL is logic high. When the WL is brought to logic low again, the NMOS device 208 turns fully ON and pulls node A to a low logic level. This turns on PMOS device 202 fully thus latching node B high. In this state, no leakage current is needed to keep the data stored on nodes B and A, since the logic low on node A ensures that node B is maintained high.

The following describes the reading operation. For the case of reading a logic high stored on node B (and a logic low on node A), the bit line BL begins precharged low and the word line WL level rises. A pulse of current begins to flow into the bit line as the high stored on node B is read onto the bit line with a threshold voltage drop across access transistor 206 so that the voltage on the bit line eventually reaches $V_{DD} - V_{TN}$. This voltage difference on the bit line can be detected using well known DRAM type sensing, by comparing another half bit-line to which is attached a dummy cell having half the size of a normal cell. Since the data sensed on the bit line BL has to be restored onto node B (the "soft node") in order for the cell to retain the correct data, once the data is sensed and amplified on the bit line this logic high value is written back into node B while the word line remains high. The write back is then completed as the word line falls.

For the case of reading a logic low stored on node B (and a logic high on node A), the bit line begins precharged and the word line rises. Since there is no voltage difference between the bit line which is precharged low and the value stored on node B, no current flows and the value on node B remains unchanged. Once the word line falls, the value on node B is maintained as described earlier by ensuring that the leakage current through the NMOS access device 206 is greater than the leakage current through the PMOS feedback transistor 202, i.e. $I_{OFF-N} \gg I_{OFF-P}$. This can be accomplished as described earlier by applying a voltage lower than VSS to the p-well

of the NMOS device 206 (for example, an on-chip generated negative voltage supply VBB). This will effectively lower the threshold voltage of NMOS device 206 relative to the threshold voltage of PMOS device 202 and ensure that a larger leakage current flows through NMOS device 206 than through PMOS device 202, thereby maintaining the logic low value on node B.

It must be remembered that this sense-restore function is only needed during a read operation in a CAM if (a) the cell is operating as a dynamic CAM (DCAM) cell or (b) as a dynamic back-up mode to static mode operation or (c) there is a need to read the cell contents (such as in testing or content read-out operating mode). In general however, for common search and compare operations generally performed by CAMs, the read operation is not needed.

In constructing cell 200 of the present invention, use is made of both P and N devices thus a trench isolated process with tight P+ to N+ spacing would be preferable.

In a further embodiment of the present invention, the cell configuration of the present invention may be utilized to implement a ternary CAM cell. Any ternary CAM cell should be capable of both storing a "don't care" state and searching with a masked bit. Accordingly, the CAM cell must have three states for each, which in practice requires a double binary cell, i.e. the cell must be able to store a logic "0" a logic "1" and a logic "don't care" and must also be able to mask these three values.

Referring to **Figure 6**, a 10T ternary CAM cell 300 is shown constructed according to an embodiment of the invention, which comprises a pair of cells memory cells 200 as described with reference to Figure 5 and additional devices 306 and 308 for implementing an exclusive OR (XOR) function 304 required for search and compare operations. There are numerous ways of implementing the XOR function given NMOS and/or PMOS devices each implementation having circuit and layout advantages and disadvantages. In Figure 6, AND gating between the source and the gate of P channel devices 306, 308 is shown. Specifically, PMOS transistors 306 and 308 have their respective source-drain circuits connected between respective "hard" nodes A and A' and a match line \overline{MATCH} . Their respective gates are connected to complementary search lines $SEARCH$ and \overline{SEARCH} applied to the gates of transistors 306 and 308 respectively. The AND gating operates so that $SEARCH$ and \overline{SEARCH} compare with

the stored data. The \overline{MATCH} line will only stay low if “hard” node A and $SEARCH$ are both low (and “hard” node A’ and \overline{SEARCH} are high) or if both A and A’ are both low or $SEARCH$ and \overline{SEARCH} are high (or of course, A and A’ are low and $SEARCH$ and \overline{SEARCH} are high). All other combinations result in \overline{MATCH} being
 5 pulled up but only as far as $V_{DD} - V_{TP}$, where V_{TP} is increased by the source-tub bias as it is source-following. This requires a match sensing circuit which will detect the difference between current flowing or not flowing into a level between V_{SS} and $V_{SS} + V_{TP}$.

The search / match transistors 306,308 may be implemented as N channel
 10 devices without risk of disturbing the “soft” nodes B and B’. However, the search line now puts current into the word line which is low thus the match detect circuit must respond to current drawn from the voltage of the match line which is between V_{DD} and $V_{DD} - V_{TN}$, where V_{TN} is source-following enhanced. A difficulty with this implementation is that the basic cell may need to have a voltage V_{TP} greater than V_{TN} .

15 Alternatively, a more conventional 4-transistor XOR circuit may be implemented. This circuit however requires two additional transistors compared to the circuit 300 but in general, these transistors require very little additional area. Referring to **Figure 7**, an N-channel 4-transistor circuit configuration 400 is shown. The two extra devices are connected as common-gate, common-source to the “hard” node pull-
 20 down transistor 404 and shared source-drain to the search devices 406, 408. This configuration still allows some leakage current to flow into the low word lines but places no sensing restrictions on the match line. Replacing all four transistors with p-channels may be the best solution in this polarity. To avoid any coupling to the soft node B, these transistors may be common-gate, common-source with the transistors
 25 whose gates are connected to nodes A, A’ and B,B’ respectively. This would make writing and searching operations nearly independent.

It should be noted that a binary CAM needs only the one 4T-cell stored with a p-channel XOR quad driven by both nodes. Such a cell thus has 8 transistors and 6 lines and is still capable of doing a masked search though not a stored “don’t care”.

Clearly, there are a number of factors to weigh in choosing the best compromise between circuit simplicity, area, and rugged operation.

Referring to **Figure 8** a complete version of a ternary CAM implementation 500 according to a preferred embodiment of the present invention is shown. The circuit 500 is based on p-channel access transistors T1 and T1', so the presumption is that P-channel leakage is greater than N, or that the cell operates dynamically. The word line WL is normally logic high and the match line is pulled down by all cells where a mismatch occurs. A logic low stored on the "hard" nodes A and A' prevents a pull down as does logic low levels stored on the *SEARCH* and *SEARCH* lines. As there are actually four states, other functions are also possible. A logic high on both the "hard" nodes A and A' will inhibit any match being detected regardless of search word unless that search word is masked by logic low on both *SEARCH* and *SEARCH* lines.

The layout would likely cluster T1, T1' and T2, T2' in a tub containing the corresponding devices of the inverted cell above. T1 and T1' might share a gate contact. T3, T4 and T5 will obviously cluster with the match line likely below VSS. VSS may be a common connection to the inverted row of cells below.

As an additional enhancement to the embodiment of Figure 8, a way of ensuring that data is maintained despite a read operation involves using a simple form of refresh similar to the planar refresh operation used in the aforementioned Intel 1K DRAM. If a selected cell's word line (which is normally held at VDD in this PMOS access implementation) is periodically dropped to $VDD - V_{TP}$ while its associated bit line is at logic high, this will "top up" a logic high level in the cells storing logic high's on their "soft" nodes B through a current mirror plus sub-threshold action. This "top up" current will be easily overcome by NMOS pull-down transistors when turned on. This will most likely work best with the symmetric version of the 4T SRAM cell as shown in Figure 4 or with an asymmetric version where the P-channel in the half-flop (T2 or T2'), as in Figure 8, has its source at VDD rather than WL since lowering the WL will reduce the drive to the N-channel holding down a logic "zero" on the "soft" node. This refresh would be as transparent as the static operation described by with reference to Figure 4 and multiple word lines could be glitched in this way.

The basic cell configuration 200 of Figure 5 could be used for embedded SRAM applications such as cache memory in microprocessors/microcontrollers.

In a CAM context, if static, the cell can be a "write-only" cell with search logic connected to it. Alternatively, it can be read destructively, its state sensed and restored
5 back in, which is how it would be operated dynamically.

A further embodiment of the invention a basic asymmetric 4T cell 900 is shown in **Figure 9**. It combines a regular CMOS inverter formed by a pair of transistors 906 & 905, with a single p-channel access transistor and an n-pull-down to a "soft" node 904. Like the regular 4T cells, this "soft" node will require one of the means noted for
10 regular 4T cells to sustain a logic "one" level. This implies regular refreshing by pulsing low the word line or means to control p-channel leakage to be greater than that pulling down on that node while it stores a logic one. The word line logic high level can be regulated to a level lower than V_{dd} or a low threshold PMOS device can be used as the access transistor for instance.

15

In some applications, the further simplification of the circuit in **Figure 9** may be possible. This is shown in Figure 10 at numeral 1000. The embodiment of Figure 10 eliminates the need for a V_{dd} supply by connecting the inverter power supply node to the word line which is maintained normally at logic high except for a small pulse to
20 enable the access transistor 1002. As well as eliminating a metal line running through the memory cell, this approach eases writing of data, as it is not then necessary for the p-channel access transistor 1002 to overcome the n-channel's 1004 role of holding down the "soft" node while it stores a logic zero, as the drive to the n-channel is automatically removed. The cost is a more difficult read. The cell now only extracts a
25 limited amount of charge before the n-channel turns off. The cell thus behaves very much like a 1T cell DRAM working with a bit line pre-charged to logic high with an effective capacitance which may be some 10's of fF. As such, it would need to be sensed and restored. However, in applications such as the CAM use, there is not actually a need to read the cell via the bit line. Instead, the cell controls inputs to an
30 exclusive-OR gate to compare cell contents to search data. Similarly, a separate read BL with a read WL controlling access would give separate read and write ports to the

cell. The reduced signal line count is especially useful in such multi-porting applications.

Referring to **Figure 11**, there is shown a Binary CAM cell 1100 wherein both nodes B and A of the memory cell are connected as inputs to the exclusive-NOR gate.

5 The output of the gate goes as a wired-OR to the $\overline{\text{match}}$ line which will have a path to ground if there is any mismatch between stored data and that on the search and $\overline{\text{search}}$ lines. A double logic zero will result in the cell data being ignored but there is no way to store a "Don't Care" state in the memory cell. To store three states requires two bits of storage as is shown in the circuit 1200 of **Figure 12**.

10

A further simplification of this cell is possible eliminating two of the transistors in the exclusive-NOR gate is shown in the circuit 1300 of Figure 13. The gating function between the cell contents and the *SEARCH* and $\overline{\text{SEARCH}}$ line is now performed between the gate and source of the search transistors. The drawback with
15 this arrangement is the requirement it places on the match sensing circuit. The high level of the match line can only fall to $V_{dd}-V_t$ before the search transistors may conduct in the reverse direction if the cell is indicating a match. Thus some form of current sensing or other means to distinguish between levels of $V_{dd}-V_t$ is needed.

20 Referring to figure 14, there is shown generally at numeral 1400 a layout in a typical 0.18 micron logic process for the circuit for a ternary CAM cell as shown in Figure 12.

Referring to Figure 14, there is shown a general layout of a ternary CAM cell,
25 the circuit of which is shown in Figure 12. Please note that the layout shown is for one half of the circuit as shown in Figure 12. For convenience, the layout in Figure 14 is labelled on the diagram. In the layout, the dashed lines enclose regions representing metal layers, the hatched lines represent regions corresponding to active regions and the continuous lines enclose regions of polysilicon. In particular, it has been noted that the
30 soft node partially or substantially surrounds the hard node and therefore ensuring a

tightly packed layout configuration. Furthermore, the hard and soft nodes consist of multiple contacts each composed of at least one metal layer.

Although the invention has been described with reference to certain specific
5 embodiments, various modifications thereof will be apparent to those skilled in the art without departing from the spirit and scope of the invention as outlined in the claims appended hereto.

**THE EMBODIMENTS OF THE INVENTION IN WHICH AN EXCLUSIVE
PROPERTY OR PRIVILEGE IS CLAIMED ARE DEFINED AS FOLLOWS:**

1. A memory cell comprising:
 - (a) an CMOS inverting stage having an input node and an output node;
 - (b) an access transistor coupled between a bit line and the input node of said inverting stage for selectively coupling said bit line to said inverting stage input node in response to a control signal received along a control line; and
 - (c) a feedback element coupled between said inverting stage output node and a supply line for latching said inverting stage in a first logic state in response a signal at the input node of said inverting stage, such that said cell is maintained in a second logic state by a leakage current flowing through said access transistor which is greater than a current flowing through said feedback transistor.
2. A memory as defined in claim 1, said control line being a word line.
3. A memory as defined in claim 1, said data line being a bit line.
4. A memory device as defined in claim 4, said transistors being PMOS devices and said access transistor being an NMOS device.
5. A memory cell comprising:
 - (a) an CMOS inverter comprised of first and second transistors;
 - (b) a third transistor cross coupled gate-to-drain and drain-to-gate to said first transistor; and
 - (c) a forth transistor of opposite polarity type to said third transistor coupling the drain of said third transistor to a bit line and being responsive to a word line control signal coupled to its gate.

6. A memory cell according to claim 5 in which the transistor coupling the cell to the bit line is arranged to have a greater drain to source leakage current in its off condition than exists at the cell node to which it is connected, thereby ensuring the retention of the logic level on that node when the cell is not actively pulling that node to the opposite state.
7. A memory cell comprising:
an CMOS inverter, supplied from a fixed power rail and a word line, said word line replacing a second power rail;
a third transistor cross coupled gate-to-drain and drain-to-gate with the transistor connected to the fixed supply and having the same polarity type as said transistor;
a fourth transistor of opposite polarity type to said third transistor coupling the drain of this third transistor to a bit line under the control of said word line coupling to its gate.
8. A memory cell according to claim 7 in which the transistor coupling the cell to the bit line is arranged to have a great drain to source leakage current in its off condition than exists at the cell node to which it is connected, thereby ensuring the retention of the level on that node when the cell is not actively pulling that node to the opposite gate.
9. A memory cell according to claim 5 to which is added one or more additional transistors coupling a node of the cell to an additional bit line or bit lines under the control of a word line or word lines thereby achieving a multiport type of memory cell.
10. A memory cell according to claim 7 to which is added one or more additional transistors coupling a node of the cell to an additional bit line or bit lines under the control of a word line or word lines thereby achieving a multiport type memory cell.

11. A memory cell according to claim 5 to which is added four transistors, two connected to the memory cell nodes and in series with these two, two whose gates are driven by search and search bar lines parallel to the bit line, forming an exclusive-NOR gate whose output drives a matchbar line parallel to the word line, to form a binary CAM cell.
12. A memory cell according to claim 7 to which is added four transistors two with their gates connected to the memory cell nodes and in series with those two, two whose gates are driven by search and searchbar lines parallel to the bit line, forming an exclusive-NOR gate whose output drives a matchbar line parallel to the word line, to form a binary CAM cell.
13. A memory cell according to claim 5 including a second memory cell according to claim 1 sharing a common word line, each of this pair of cells having an equivalent node connected to the gate of a transistor, said transistor in series with a transistor whose gate is driven by search and searchbar lines respectively, forming an exclusive-NOR gate whose output drives a matchbar line parallel to the word line, to form a ternary CAM cell.
14. A memory cell according to claim 7 including a second memory cell sharing a common word line, each of this pair of cells having an equivalent node connected to the gate of a transistor, said transistor in series with a transistor whose gate is driven by search and searchbar lines respectively, forming an exclusive-NOR gate whose output drives a matchbar line parallel to the wordline, to form a ternary CAM cell.
15. A memory cell according to claim 7 in which the word line level in its inactive state is controlled to ensure the access transistor provides sufficient charge to the cell node to which it is coupled in order to maintain the logic level when said node is not actively pulled to the supply line.

16. A memory cell according to claim 7 in which the word line level in its active state is controlled such that when writing in the state where the node to which the access transistor is connected is actively pulled to the supply line, the written-in level is closer to said supply line.
17. A memory cell according to claim 7 in which the access transistor is fabricated so as to have a lower threshold voltage than the load device of the inverter.
18. A memory cell according to claim 7 including a second memory cell, and sharing a common word line, each of this pair of cells having an additional transistor with its source connected to the inverter node, their gates connected to search and searchbar lines respectively and drains connected to a matchbar line parallel to the word line, to form a ternary CAM cell.
19. A memory cell according to claim 19, including means for sensing the difference between match and mismatch states and differing by approximately a V_t on the matchbar line in the ternary CAM cell.
20. A memory cell requiring only a bit line, a word line and a V_{ss} supply capable of operating in a dynamic mode or retaining data in a static mode which can be fabricated using only a regular CMOS logic process, thereby achieving superior functionality at lower process cost as compared to DRAM, and high density as compared to conventional SRAM.
21. A layout for a memory cell comprising:
- (a) a first region defining a hard node;
 - (a) a second region substantially surrounding said first node and defining a soft node each consisting of multiple contacts composed of at least one metal layer,

and wherein the cell comprises an CMOS inverter comprised of first and second transistors;

- (b) a third transistor cross coupled gate-to-drain and drain-to-gate to said first transistor; and
- (b) a forth transistor of opposite polarity type to said third transistor coupling at said soft node the drain of said third transistor to a bit line and being responsive to a word line control signal coupled to its gate.




Figure 1

PRIOR ART




Figure 2

PRIOR ART




Figure 3

PRIOR ART

3/14




Figure 5




Figure 6




Figure 7




Figure 8




Figure 9




Figure 10




Figure 11




Figure 12




Figure 13




Figure 14

INTERNATIONAL SEARCH REPORT

Int. l. Application No

PCT/CA 01/00273

A. CLASSIFICATION OF SUBJECT MATTER

IPC 7 G11C15/04 G11C11/412 H01L21/8244 H01L27/11

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 G11C H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ, INSPEC

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	PATENT ABSTRACTS OF JAPAN vol. 1999, no. 14, 22 December 1999 (1999-12-22) & JP 11 260063 A (HITACHI LTD), 24 September 1999 (1999-09-24) abstract figure 7	20
X	PATENT ABSTRACTS OF JAPAN vol. 1998, no. 07, 31 March 1998 (1998-03-31) & JP 08 235867 A (SAMSUNG ELECTRON CO LTD), 13 September 1996 (1996-09-13) abstract figure 4	20
	--- -/--	

☒ Further documents are listed in the continuation of box C.

☐ Patent family members are listed in annex.

° Special categories of cited documents :

A document defining the general state of the art which is not considered to be of particular relevance

E earlier document but published on or after the international filing date

L document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

O document referring to an oral disclosure, use, exhibition or other means

P document published prior to the international filing date but later than the priority date claimed

T later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

X document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

Y document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

* & * document member of the same patent family

Date of the actual completion of the international search

17 July 2001

Date of mailing of the international search report

26/07/2001

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Colling, P

INTERNATIONAL SEARCH REPORT

International Application No

PCT/CA 01/00273

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	<p>NODA K ET AL: "1.9-MUM2 LOADLESS CMOS FOUR-TRANSISTOR SRAM CELL IN A 0.18-MUM LOGIC TECHNOLOGY" SAN FRANCISCO, CA, DEC. 6 - 9, 1998, NEW YORK, NY: IEEE, US, 6 December 1998 (1998-12-06), pages 643-646, XP000859455 ISBN: 0-7803-4775-7 the whole document</p> <p style="text-align: center;">---</p>	1,5,7,21
A	<p>PATENT ABSTRACTS OF JAPAN vol. 017, no. 387 (P-1576), 20 July 1993 (1993-07-20) & JP 05 062474 A (NEC CORP), 12 March 1993 (1993-03-12) abstract figure 1</p> <p style="text-align: center;">-----</p>	1,5,7,21

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/CA 01/00273

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
JP 11260063 A	24-09-1999	NONE	
JP 08235867 A	13-09-1996	KR 146187 B	02-11-1998
JP 05062474 A	12-03-1993	NONE	