

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization  
International Bureau




(43) International Publication Date  
6 February 2003 (06.02.2003)

PCT

(10) International Publication Number  
WO 03/010746 A1

- (51) International Patent Classification<sup>7</sup>: G09G 3/36, G11C 8/14
- (21) International Application Number: PCT/IB02/02899
- (22) International Filing Date: 25 July 2002 (25.07.2002)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data: 0118183.3 26 July 2001 (26.07.2001) GB
- (71) Applicant: KONINKLIJKE PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).
- (72) Inventors: EDWARDS, Martin, J.; Prof . Holstlaan 6, NL-5656 AA Eindhoven (NL). AYRES, John, R. A.; Prof . Holstlaan 6, NL-5656 AA Eindhoven (NL).
- (74) Agent: WILLIAMSON, Paul, L.; Internationaal Octrooibureau B.V., Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).
- (81) Designated States (*national*): CN, JP, KR.
- (84) Designated States (*regional*): European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SK, TR).
- Published:**  
— with international search report
- For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

(54) Title: DEVICE COMPRISING AN ARRAY OF PIXELS ALLOWING STORAGE OF DATA



(57) Abstract: A pixelated device (10), such as a display, has pixel row and column address lines (18,20) for addressing each pixel, thereby providing signal data to each pixel (12) or reading signal data from each pixel. An array of memory cells (22) is provided on the substrate interspersed with the pixel drive circuitry (16), wherein memory address circuitry (24,26,28,30) is provided enabling data to be written to each memory cell and enabling data to be read from each cell (22), independently of the signal data. Each memory cell (22) is thus addressable independently of the pixel data. Thus, the memory cells do not form part of the pixel circuitry, which allows the memory to be used in a flexible manner. For example, the memory may be used for purposes not directly associated with the driving or addressing of the pixels of the device.

WO 03/010746 A1

## DESCRIPTION

DISPLAY DEVICE COMPRISING AN ARRAY OF PIXELS ALLOWING STORAGE OF DATA

5           This invention relates to pixellated devices, for example liquid crystal displays. In particular, the invention relates to devices in which a memory capability is integrated with the pixel structure.

          It has been proposed to integrate memory storage elements into the  
10 structure of large area electronic devices. It has also been recognised that the introduction of memory cells does not necessarily require an increase in the size or complexity of the device substrate. For example, liquid crystal display devices typically comprise display elements at the intersection of row and column conductors. Each display element effectively comprises a pixel  
15 electrode, which modulates the signal across a portion of liquid crystal material. The signal on the pixel electrode is controlled by a drive transistor and (optionally) a storage capacitor, and the pixel electrode occupies a significantly greater area than the drive transistor/capacitor. If the pixel electrode is able to overlie the electronic components, it is possible to  
20 introduce additional components adjacent the drive transistors, without changing the size of the pixel electrodes.

          Various different structures have been proposed for the active plate of active matrix liquid crystal displays, in which memory elements are associated with the display pixels. In each case, the purpose of the memory element is to  
25 store the pixel data, so that the pixels can be driven from integrated memory elements as well as from applied signal data.

          A major benefit of this possibility is that a reduction in power consumption can be achieved. In particular, one problem with conventional displays arises from the need to invert the liquid crystal driving voltages,  
30 typically each frame. As a consequence of the 60 Hz frame rate, alternating the polarity gives rise to a 30Hz signal, which produces flicker. To reduce this flicker, it is known to invert the polarity of the pixel drive signals for adjacent

rows of pixels. However, this results in a high power consumption drive scheme.

In EP 0 797 182, a memory element associated with each pixel is used to enable a reduction in power consumption, by avoiding the need to rewrite data to each pixel when the pixel data is unchanged. US 5 952 991 also uses  
5 the memory element associated with each pixel to enable a reduction in power consumption. The pixels can be driven in two modes- one in which signal data is applied to the pixel, and one in which memory data is applied to the pixel.

US 6 140 983 provides each pixel with a number of memory cells to  
10 enable sub-images to be stored, so that a video sequence can be output from the display without rewriting all pixels, and without writing to the memory cells between sub-images.

Whilst these approaches provide specific benefits to different aspects of the performance of the display, the potential benefits of the memory capability  
15 are limited by the specific pixel / memory cell layout in each case.

According to the invention, there is provided an electronic device comprising:

an array of pixels provided on a substrate and arranged in rows and  
20 columns and comprising pixel drive circuitry;

a plurality of pixel row and column address lines for addressing each pixel thereby providing signal data to each pixel or reading signal data from each pixel; and

an array of memory cells provided on the substrate and interspersed  
25 with the pixel drive circuitry, wherein memory address circuitry is provided enabling data to be written to each memory cell and enabling data to be read from each cell, independently of the signal data.

The invention intersperses memory cells with the pixel circuitry. However, each memory cell is addressable independently of the pixel data.  
30 Thus, the memory cells are not directly electrically connected to the pixels, and are not necessarily associated with them. Thus, the memory cells do not form part of the pixel circuitry, which allows the memory to be used in a flexible

manner. For example, the memory may be used for purposes not directly associated with the driving or addressing of the pixels of the device.

Preferably, the same process steps used to form the circuitry of the pixels and the row and column address lines are used to form the memory  
5 cells.

In one example, the memory address circuitry comprises a plurality of row and column memory address lines for addressing each memory cell. In this case, the memory cells are provided with completely independent address lines. Instead, the memory cells may use the pixel column address lines in  
10 combination with dedicated memory row address lines. Thus, the column address lines may be shared between the pixels and memory cells. The memory cells are still identifiable by a unique combination of row and column lines. In this case, the signals on the shared column conductors will be time-interleaved, in order to distinguish between pixel addressing signals and  
15 memory addressing signals.

Alternatively, the memory cells may be provided with dedicated memory column address lines, and the pixel row address lines may be used for addressing rows of memory cells.

Each memory cell may comprise a transistor and a capacitor, the  
20 transistor allowing the capacitor to be charged from a supply line or else isolating the capacitor from the supply line. This provides the typical dynamic memory element. Refreshing of the contents of the memory element may then be integrated into the normal cyclic operation of the electronic device pixels.

The device may comprise a liquid crystal display, with each pixel  
25 comprising an addressing transistor and a storage capacitor, together with a portion of liquid crystal material.

There may be an equal number of memory cells as pixels, so that one memory cell is provided in the vicinity of each pixel. Alternatively, a number of memory cells may be associated (in terms of location) with each pixel so that  
30 the number of memory cells is an integer multiple of the number of pixels.

Examples of the invention will now be described in detail with reference to the accompanying drawings, in which:

Figure 1 shows an electronic device according to the invention;

Figure 2 shows a second example of electronic device according to the invention;

Figure 3 shows a liquid crystal display, to which the invention may be applied;

Figure 4 shows the pixel and memory cell circuit diagram for one pixel area of the device of Figure 2 in which the pixels comprise liquid crystal display pixels; and

Figure 5 shows in greater detail the pixel and memory cell layout of Figure 4.

The same reference numerals are used throughout the figures for the same components.

Figure 1 shows an electronic device 10 of the invention. The device comprises an array of pixels 12 provided on a common substrate and arranged in rows and columns. Each pixel 12 has an effective pixel area 14, although the electronics 16 associated with each pixel occupies a significantly smaller area. For example, the area 14 may be defined by a pixel electrode, whereas the pixel electronics 16 comprises electronic components for driving the pixel electrode to a required voltage. Each row of pixels shares a common row address line 18, and each column of pixels shares a common column address line 20. The row and column lines 18, 20 enable signal data to be provided to each pixel, or else enable signal data on each pixel to be read. A row driver circuit 19 and a column address circuit 21 control the signals on the row and column lines.

Within the area 14 of each pixel, there is provided one or more memory cells 22. In the example shown in Figure 1, four memory cells 22 are provided within the area 14 of each pixel. In accordance with the invention, memory address circuitry 24, 26 is provided to enable data to be written to each memory cell, and to enable data to be read from each memory cell, independently of the signal data associated with each pixel.

As shown in Figure 1, the memory address circuitry comprises row address circuitry 24 and column address circuitry 26. Each memory cell 22 is associated with a unique pair of row and column memory address lines 28, 30. The memory cells 22 do not form part of the circuitry 16 of the pixels, and are not directly connected to the circuitry 16 of the pixels. Instead, if data from the memory cells 22 is to be provided to the pixels, communication between the row and column driver circuits of the pixels and of the memory cells is required.

In the example of Figure 1, the memory cells 22 are associated with separate memory address circuitry 24, 26. Furthermore, separate row and column address lines 28, 30 are provided for the memory cells 22. However, it is equally possible for the pixel row or column address lines to be shared between the pixel circuit 16 and the memory cells 22.

In the example of Figure 2, the pixel circuitry 16 and two memory cells 22 are provided within the area 14 of each pixel. The memory cells 22 are associated with the column conductors 20 of the pixel array, but are provided with dedicated row conductors 28. Each memory cell 22 is still associated with a unique combination of row and column conductors, but the total number of conductors required is reduced. When providing signals to or reading signals from the column address lines 20, signals associated with the memory cells 22 must be separated in time from signals associated with the pixel circuitry 16. In Figure 2, the pixel row address circuitry is combined with the memory cell row address circuitry forming a combined row driver 40. Likewise, the pixel column address circuitry is combined with the memory cell column address circuitry to provide a combined column driver 42.

The pixellated device of Figure 1 or Figure 2 may take various forms. Essentially, any device arranged in an array of pixels may benefit from this invention if memory cells can be fabricated from similar devices to those used in the pixel circuits 16.

For example, the pixel circuits may comprise image sensor pixels. The large area 14 of each pixel then effectively comprises the light receptive area of a photodiode sensor, whereas the circuitry 16 comprises switching devices

enabling charge to be provided to and removed from the photodiode. Alternatively, the device may comprise a liquid crystal display. There are other large area pixellated devices to which the invention may be applied, but the example of a liquid crystal display will now be described in greater detail.

5           Figure 3 shows a liquid crystal display, having an active plate 50 which comprises a substrate 51 over which there is provided an array 52 of pixel electrodes with associated switching transistors. The signals supplied to the pixel electrodes are controlled by row and driver circuits 54, also provided on the substrate. A layer of liquid crystal material 55 is provided over the active  
10   plate 50. A further substrate 56 overlies the layer of liquid crystal material. This further substrate 56 may be provided on one face with an arrangement of colour filters 57 and a plate defining a common electrode 64 for the liquid crystal material (explained further in connection with in Figure 4). A polarizing plate 58 is also provided on the opposite side of the substrate 56.

15           Figure 4 shows the components located within the area of one pixel for a liquid crystal display device, when there are two memory cells within the vicinity of each pixel (as in Figure 2).

Each pixel area comprises the pixel circuitry 16 and two memory cells 22. The pixel circuitry 16 comprises a thin film transistor 60 and a liquid crystal  
20   cell 62 arranged in series between the column conductor 20 and the common electrode 64. The transistor 60 is switched on and off by a signal provided on the row conductor 18. The row conductor 18 is thus connected to the gate of each transistor 60 of the associated row of pixels. Each pixel additionally comprises a storage capacitor 66, which in this example is connected to a  
25   separate capacitor electrode 68. It is instead possible for the storage capacitors to be connected to the previous row conductor, as will be apparent to those skilled in the art. The capacitor stores a drive voltage so that a signal is maintained across the liquid crystal cell 62 even after the transistor 60 has been turned off.

30           In order to drive the liquid crystal cell 62 to a desired voltage to obtain a required grey level, an appropriate signal is provided on the column conductor 20 in synchronism with a row address pulse on the row conductor 18. This

row address pulse turns on the thin film transistor 60, thereby allowing the column conductor 20 to charge the liquid crystal cell 62 to the desired voltage, and also to charge the storage capacitor 66 to the same voltage. At the end of the row address pulse, the transistor 60 is turned off. The storage capacitor 66  
5 maintains a voltage across the cell 62 and reduces the effect of liquid crystal leakage, as well as reducing the percentage variation in the pixel capacitance caused by the voltage dependency of the liquid crystal cell capacitance.

Each memory cell 22 of the pixel area is associated with a different row conductor 28, but the column conductor 20 is shared. Each memory cell is  
10 thus associated with a unique combination of row and column address lines, and can therefore be addressed independently of the pixel circuitry 16.

Each memory cell 22 comprises a thin film transistor 70 and a storage capacitor 72. The thin film transistors 70 are again switched on or off by the associated row conductors 28, thereby enabling a signal on the column  
15 conductor 20 to charge (or discharge) the storage capacitor 72. The storage capacitors of each memory cell are connected to a common electrode 73, which may be the same electrode as the common electrode 64 of the pixel circuits.

It can be seen that the memory cells are fabricated from similar  
20 components to the components of the pixel circuitry 16. This enables layers within the structure to be shared between the different circuits, so that the introduction of the memory cells introduces minimum additional complexity to the manufacturing process. In particular, the same process steps are used to form the pixel circuits and the memory cells. It is possible to introduce no  
25 additional processing steps, although in some circumstances it may be necessary to introduce additional steps into the process. For example, an extra level of metallization may be added in order to simplify the layout of the memory cell circuits.

In the case of liquid crystal display devices, the invention has particular  
30 benefit for reflective displays. In such devices, the presence of additional circuits in the vicinity of the pixels does not affect the optical characteristics of the display, as they will lie beneath the reflective pixel electrode.

Figure 5 shows schematically one possible arrangement of layers used to form the circuit shown in Figure 4. The structure is deposited on a common substrate, which may be provided with a planarization layer over the top surface. A patterned semiconductor (polycrystalline silicon) layer is deposited  
5 over the substrate defining the regions 80 shown in Figure 5.

The semiconductor layer 80 is then processed using an additional doping step in order to implant dopant into areas of the polysilicon excluding those polysilicon areas which will form the semiconductor transistor 60,70 channels. This provides n-doped semiconductor regions, which have sufficient  
10 conductivity to be used to form electrodes within the circuits.

A gate dielectric layer overlies the patterned and partially doped semiconductor layer, and the row electrodes 18, 28 as well as the capacitor top plates 68, 73 are deposited as a common metallization layer over the gate dielectric. The transistors 60, 70 are defined at the points where the row  
15 conductors 18, 28 cross over the undoped semiconductor patterns. In this way, top gate transistor structures are defined (with undoped channels). The higher conductivity doped semiconductor areas form the lower capacitor electrodes.

The pixel capacitor 66 is therefore defined by the gate dielectric layer  
20 between the common electrode 68, defining one capacitor electrode, and the doped semiconductor layer 80, which defines the opposite electrode of the capacitor. Each memory cell capacitor 72 is defined by the gate dielectric layer between the common electrode 73 and the doped semiconductor layer 80 of the transistors 70 of the memory cells 22. A multiple-layer dielectric may  
25 be used, so that different dielectric thicknesses can be defined for the gate dielectric layer and for the capacitor dielectric layers.

The column conductors 20 overlie this structure, and make contact to the source or drain of each transistor through vias 82. The pixel electrodes 61  
30 overlie this structure (over a planarising insulator) and make contact with the transistor 60 through via 84. The arrangement shown in Figure 5 thus provides the circuit layout of Figure 4.

Instead of providing selective doping of the semiconductor layer to enable it to form capacitor electrodes, a DC voltage may be applied to the pixel top metal electrodes which is sufficient to invert the underlying silicon, thereby making the underlying silicon conducting.

5 By providing independent memory cells, there is greater flexibility in the layout of the memory cells and the pixels, since they are only indirectly linked. It is not necessary to locate the memory cells associated with a particular pixel within that pixel.

Existing proposals in which memory cells are associated with the pixels  
10 for storing the pixel data require conversion circuitry to enable conversion between the digital data stored in the memory cells and the analogue signal data of the pixel. This requires conversion circuitry integrated within the array of pixels. The independent access to the memory cells and the pixels, provided by the invention, avoids the need to integrate data conversion  
15 circuitry within the pixels of the display. Instead, any required conversion circuitry can be included within the column address circuitry (namely the memory address circuitry/pixel address circuitry) of the active matrix display, thus increasing the area available for the memory cells within (or beneath) the active matrix of the display.

20 The memory structure may be used as a simple frame store for holding the video information to be shown on the display. However, the memory cells in the circuits of the invention can be used for functions other than holding the video information associated with any particular display pixel. In this way, the memory cells can be used to increase the functionality of the display in various  
25 ways. For example, the memory may also be used to store information unrelated to the pixel information, for example pages of information such as ASCII characters which can be viewed on the display as additional information. Alternatively, the memory arrangement may be used for storing information completely unrelated to the information to be displayed, for example  
30 information concerning operation of the display, or even relating to other parts of the apparatus incorporating the display.

There are many techniques which can be used for forming the memory cells. Essentially, conventional techniques used for forming MOS memories can be applied, although thin film transistors will be used in place of conventional crystalline silicon transistors. The memory cells may even be  
5 formed using ferroelectric or other materials which can be switched in a controlled way between two stable states. The use of some types of memory elements may require additional electrodes to be used to operate the memory circuits, for example a power source in the case of static RAM type memory cells.

10 The memory cells may provide a read and write function, similar to conventional SRAM, DRAM or EEPROM memories, but the memory may also operate as a read only memory (ROM) to provide permanent storage of data within the display.

The methods of operating the pixels in the display and the methods of  
15 operating the memory cells are well known to those skilled in the art, and are not described in detail. Of course, if row or column address lines are shared between the memory cells and the pixel circuits, the reading or writing of data to the memory cells will need to be interleaved in time with the addressing of display pixels.

20 In the examples above, each pixel circuit is associated with two or four memory cells. There may in practice be many more memory cells associated with each pixel, depending on the amount of space available within each pixel area.

The specific example shows layers shared between the pixel circuits  
25 and the memory cell circuits, so that the pixels and cells are effectively on the same plane over the substrate. It is possible to provide the pixel circuits and the memory cell circuits on different levels over the substrate. Although this will increase the manufacturing complexity, this is considered to lie within the scope of the invention.

30 Various modifications will be apparent to those skilled in the art.

## CLAIMS

1. An electronic device comprising:  
an array of pixels provided on a substrate and arranged in rows and  
5 columns and comprising pixel drive circuitry;  
a plurality of pixel row and column address lines for addressing each  
pixel thereby providing signal data to each pixel or reading signal data from  
each pixel; and  
an array of memory cells provided on the substrate and interspersed  
10 with the pixel drive circuitry, wherein memory address circuitry is provided  
enabling data to be written to each memory cell and enabling data to be read  
from each cell, independently of the signal data.
2. A device as claimed in claim 1, wherein the memory address  
15 circuitry comprises a plurality of row and column memory address lines for  
addressing each memory cell.
3. A device as claimed in claim 1, wherein the memory address  
circuitry comprises a plurality of memory row address lines, and wherein each  
20 memory cell is addressed using an associated memory row address line and  
one of the pixel column address lines.
4. A device as claimed in claim 1, wherein the memory address  
circuitry comprises a plurality of memory column address lines, and wherein  
25 each memory cell is addressed using an associated memory column address  
line and one of the pixel row address lines.
5. A device as claimed in any preceding claim, wherein each  
memory cell comprises a transistor and a capacitor, the transistor allowing the  
30 capacitor to be charged from a common supply or else isolating the capacitor  
from the common supply.

6. A device as claimed in any preceding claim comprising a liquid crystal display device, wherein each pixel comprises an addressing transistor and a storage capacitor, the addressing transistor allowing the capacitor to be charged from a common supply or else isolating the capacitor from the  
5 common supply.

7. A device as claimed in any preceding claim comprising an equal number of memory cells as pixels.

10 8. A device as claimed in any preceding claim comprising a number of memory cells which is an integer multiple, equal to or greater than two, of the number of pixels.

15 9. A device as claimed in any preceding claim, wherein the memory address circuitry comprises conversion circuitry for converting between signal data and memory cell data formats.




Fig.1

2/4




Fig.2

3/4




Fig.3




Fig.4




Fig.5

**INTERNATIONAL SEARCH REPORT**

International Application No  
PCT/IB 02/02899

**A. CLASSIFICATION OF SUBJECT MATTER**  
IPC 7 G09G3/36 G11C8/14

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)  
IPC 7 G09G G11C H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, PAJ, WPI Data

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
P,A	PATENT ABSTRACTS OF JAPAN vol. 2002, no. 06, 4 June 2002 (2002-06-04) & JP 2002 056668 A (THINE ELECTRONICS INC), 22 February 2002 (2002-02-22) abstract ---	1
A	US 4 981 340 A (KUREMATSU KATSUMI ET AL) 1 January 1991 (1991-01-01) figure 1 ---	1
A	WO 00 14713 A (FED CORP ; JONES GARY W (US); PRACHE OLIVIER F (US)) 16 March 2000 (2000-03-16) figure 2 ---	1
	-/--	

Further documents are listed in the continuation of box C.

Patent family members are listed in annex.

° Special categories of cited documents :

- \*A\* document defining the general state of the art which is not considered to be of particular relevance
- \*E\* earlier document but published on or after the international filing date
- \*L\* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- \*O\* document referring to an oral disclosure, use, exhibition or other means
- \*P\* document published prior to the international filing date but later than the priority date claimed

- \*T\* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- \*X\* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- \*Y\* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- \* & \* document member of the same patent family

Date of the actual completion of the international search  
  
2 October 2002

Date of mailing of the international search report  
  
11/10/2002

Name and mailing address of the ISA  
European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax: (+31-70) 340-3016

Authorized officer  
  
Gundlach, H

## INTERNATIONAL SEARCH REPORT

International Application No  
PCT/IB 02/02899

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT		
Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 4 688 896 A (CASTLEBERRY DONALD E) 25 August 1987 (1987-08-25) figure 1 ---	1
E	EP 1 239 491 A (HEWLETT PACKARD CO) 11 September 2002 (2002-09-11) figure 7 ---	1
A	EP 0 797 182 A (HITACHI LTD) 24 September 1997 (1997-09-24) cited in the application figure 1 ---	1
A	US 5 952 991 A (AKIYAMA MASAHIKO) 14 September 1999 (1999-09-14) cited in the application figure 1A ---	1
A	US 6 140 983 A (QUANRUD WILLIAM A) 31 October 2000 (2000-10-31) cited in the application figure 10 -----	1

# INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No  
PCT/IB 02/02899

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
JP 2002056668	A	22-02-2002	NONE
US 4981340	A	01-01-1991	JP 2083668 C 23-08-1996 JP 7120143 B 20-12-1995 JP 62286094 A 11-12-1987
WO 0014713	A	16-03-2000	WO 0014713 A1 16-03-2000
US 4688896	A	25-08-1987	DE 3636230 A1 28-04-1988 FR 2604014 A1 18-03-1988 GB 2194373 A ,B 02-03-1988 JP 2752356 B2 18-05-1998 JP 63044632 A 25-02-1988 SE 455903 B 15-08-1988 SE 8603594 A 27-02-1988
EP 1239491	A	11-09-2002	US 2002126526 A1 12-09-2002 EP 1239491 A1 11-09-2002
EP 0797182	A	24-09-1997	JP 9258168 A 03-10-1997 JP 3233010 B2 26-11-2001 JP 9274200 A 21-10-1997 JP 3261519 B2 04-03-2002 JP 9331490 A 22-12-1997 JP 10003069 A 06-01-1998 EP 0797182 A1 24-09-1997 US 6115017 A 05-09-2000
US 5952991	A	14-09-1999	NONE
US 6140983	A	31-10-2000	US 6339417 B1 15-01-2002 US 2001040538 A1 15-11-2001 US 2002041264 A1 11-04-2002 AU 3993399 A 06-12-1999 EP 1084488 A1 21-03-2001 WO 9960557 A1 25-11-1999