



- (51) **International Patent Classification:**
G06F 9/32 (2006.01)
- (21) **International Application Number:**
PCT/US2016/062696
- (22) **International Filing Date:**
18 November 2016 (18.11.2016)
- (25) **Filing Language:** English
- (26) **Publication Language:** English
- (30) **Priority Data:**
PI2015003008 21 December 2015 (21.12.2015) MY
- (71) **Applicant:** INTEL CORPORATION [US/US]; 2200 Mission College Boulevard, Santa Clara, California 95054 (US).
- (72) **Inventor:** CHEW, Yen Hsiang; 216 Persiaran Gurney, Georgetown, Pulau Pinang, 10250 (MY).
- (74) **Agent:** OAKS, Brian W.; Baker Botts L.L.P., c/o CPA Global, 900 2nd Avenue South, Suite 600, Minneapolis, Minnesota 55402 (US).

- (81) **Designated States** (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) **Designated States** (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) **Title:** EMULATED MSI INTERRUPT HANDLING




FIG. 18

(57) **Abstract:** A processor includes a core and an interrupt controller. The interrupt controller includes logic to read interrupt data from a memory, the interrupt data including a timestamp, an allowable delay value, and at least one interrupt vector. The interrupt controller also includes a delay-comparison circuit to determine a time lapse based on the timestamp and a system clock signal and to compare the time lapse to the allowable delay value. Further, the interrupt controller includes a second logic to determine whether to invoke an interrupt handler based on the comparison of the time lapse to the allowable delay value.

**Declarations under Rule 4.17:**

— as to the identity of the inventor (Rule 4.17(i))

— as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii))

— as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii))

Published:

— with international search report (Art. 21(3))

EMULATED MSI INTERRUPT HANDLING

FIELD OF THE INVENTION

[0001] The present disclosure pertains to the field of processing logic, microprocessors, and associated instruction set architecture that, when executed by the processor or other processing logic, perform logical, mathematical, or other functional operations.

DESCRIPTION OF RELATED ART

[0002] Multiprocessor systems are becoming more and more common. Applications of multiprocessor systems include dynamic domain partitioning all the way down to desktop computing. In order to take advantage of multiprocessor systems, code to be executed may be separated into multiple threads for execution by various processing entities. Each thread may be executed in parallel with one another. Furthermore, in order to increase the utility of a processing entity, out-of-order execution may be employed. Out-of-order execution may execute instructions as input to such instructions is made available. Thus, an instruction that appears later in a code sequence may be executed before an instruction appearing earlier in a code sequence.

DESCRIPTION OF THE FIGURES

[0003] Embodiments are illustrated by way of example and not limitation in the Figures of the accompanying drawings:

[0004] FIGURE 1A is a block diagram of an exemplary computer system formed with a processor that may include execution units to execute an instruction, in accordance with embodiments of the present disclosure;

[0005] FIGURE 1B illustrates a data processing system, in accordance with embodiments of the present disclosure;

[0006] FIGURE 1C illustrates other embodiments of a data processing system for performing text string comparison operations;

[0007] FIGURE 2 is a block diagram of the micro-architecture for a processor that may include logic circuits to perform instructions, in accordance with embodiments of the present disclosure;

[0008] FIGURE 3A illustrates various packed data type representations in multimedia registers, in accordance with embodiments of the present disclosure;

[0009] FIGURE 3B illustrates possible in-register data storage formats, in accordance with embodiments of the present disclosure;

[0010] FIGURE 3C illustrates various signed and unsigned packed data type representations in multimedia registers, in accordance with embodiments of the present disclosure;

[0011] FIGURE 3D illustrates an embodiment of an operation encoding format;

[0012] FIGURE 3E illustrates another possible operation encoding format having forty or more bits, in accordance with embodiments of the present disclosure;

[0013] FIGURE 3F illustrates yet another possible operation encoding format, in accordance with embodiments of the present disclosure;

[0014] FIGURE 4A is a block diagram illustrating an in-order pipeline and a register renaming stage, out-of-order issue/execution pipeline, in accordance with embodiments of the present disclosure;

[0015] FIGURE 4B is a block diagram illustrating an in-order architecture core and a register renaming logic, out-of-order issue/execution logic to be included in a processor, in accordance with embodiments of the present disclosure;

[0016] FIGURE 5A is a block diagram of a processor, in accordance with embodiments of the present disclosure;

[0017] FIGURE 5B is a block diagram of an example implementation of a core, in accordance with embodiments of the present disclosure;

[0018] FIGURE 6 is a block diagram of a system, in accordance with embodiments of the present disclosure;

[0019] FIGURE 7 is a block diagram of a second system, in accordance with embodiments of the present disclosure;

[0020] FIGURE 8 is a block diagram of a third system in accordance with embodiments of the present disclosure;

[0021] FIGURE 9 is a block diagram of a system-on-a-chip, in accordance with embodiments of the present disclosure;

[0022] FIGURE 10 illustrates a processor containing a central processing unit and a graphics processing unit which may perform at least one instruction, in accordance with embodiments of the present disclosure;

[0023] FIGURE 11 is a block diagram illustrating the development of IP cores, in accordance with embodiments of the present disclosure;

5 [0024] FIGURE 12 illustrates how an instruction of a first type may be emulated by a processor of a different type, in accordance with embodiments of the present disclosure;

[0025] FIGURE 13 illustrates a block diagram contrasting the use of a software instruction converter to convert binary instructions in a source instruction set to binary instructions in a target instruction set, in accordance with embodiments of the present disclosure;

10 [0026] FIGURE 14 is a block diagram of an instruction set architecture of a processor, in accordance with embodiments of the present disclosure;

[0027] FIGURE 15 is a more detailed block diagram of an instruction set architecture of a processor, in accordance with embodiments of the present disclosure;

15 [0028] FIGURE 16 is a block diagram of an execution pipeline for an instruction set architecture of a processor, in accordance with embodiments of the present disclosure;

[0029] FIGURE 17 is a block diagram of an electronic device for utilizing a processor, in accordance with embodiments of the present disclosure;

20 [0030] FIGURE 18 illustrates a block diagram of an example system having improved emulated MSI interrupt handling, in accordance with embodiments of the present disclosure;

[0031] FIGURE 19 is a block diagram of interrupt data for an MSI interrupt, in accordance with embodiments of the present disclosure; and

25 [0032] FIGURE 20 is a flowchart of an example embodiment of a method for handling an emulated MSI interrupt, in accordance with embodiments of the present disclosure.

DETAILED DESCRIPTION

- [0033] The following description describes an interrupt controller for determining how to service an emulated message-signaled interrupt (MSI) request. The interrupt data received within the MSI request may include timing information as well as multiple interrupt vectors. The interrupt controller may utilize the timing information to determine which one of the multiple interrupt vectors should be utilized to service the interrupt request. In the following description, numerous specific details such as processing logic, processor types, micro-architectural conditions, events, enablement mechanisms, and the like are set forth in order to provide a more thorough understanding of embodiments of the present disclosure. It will be appreciated, however, by one skilled in the art that the embodiments may be practiced without such specific details. Additionally, some well-known structures, circuits, and the like have not been shown in detail to avoid unnecessarily obscuring embodiments of the present disclosure.
- [0034] Although the following embodiments are described with reference to a processor, other embodiments are applicable to other types of integrated circuits and logic devices. Similar techniques and teachings of embodiments of the present disclosure may be applied to other types of circuits or semiconductor devices that may benefit from higher pipeline throughput and improved performance. The teachings of embodiments of the present disclosure are applicable to any processor or machine that performs data manipulations. However, the embodiments are not limited to processors or machines that perform 512-bit, 256-bit, 128-bit, 64-bit, 32-bit, or 16-bit data operations and may be applied to any processor and machine in which manipulation or management of data may be performed. In addition, the following description provides examples, and the accompanying drawings show various examples for the purposes of illustration. However, these examples should not be construed in a limiting sense as they are merely intended to provide examples of embodiments of the present disclosure rather than to provide an exhaustive list of all possible implementations of embodiments of the present disclosure.
- [0035] Although the below examples describe instruction handling and distribution in the context of execution units and logic circuits, other embodiments of the present

disclosure may be accomplished by way of a data or instructions stored on a machine-readable, tangible medium, which when performed by a machine cause the machine to perform functions consistent with at least one embodiment of the disclosure. In one embodiment, functions associated with embodiments of the present disclosure are embodied in machine-executable instructions. The instructions may be used to cause a general-purpose or special-purpose processor that may be programmed with the instructions to perform the steps of the present disclosure. Embodiments of the present disclosure may be provided as a computer program product or software which may include a machine or computer-readable medium having stored thereon instructions which may be used to program a computer (or other electronic devices) to perform one or more operations according to embodiments of the present disclosure. Furthermore, steps of embodiments of the present disclosure might be performed by specific hardware components that contain fixed-function logic for performing the steps, or by any combination of programmed computer components and fixed-function hardware components.

[0036] Instructions used to program logic to perform embodiments of the present disclosure may be stored within a memory in the system, such as DRAM, cache, flash memory, or other storage. Furthermore, the instructions may be distributed via a network or by way of other computer-readable media. Thus a machine-readable medium may include any mechanism for storing or transmitting information in a form readable by a machine (e.g., a computer), but is not limited to, floppy diskettes, optical disks, Compact Disc, Read-Only Memory (CD-ROMs), and magneto-optical disks, Read-Only Memory (ROMs), Random Access Memory (RAM), Erasable Programmable Read-Only Memory (EPROM), Electrically Erasable Programmable Read-Only Memory (EEPROM), magnetic or optical cards, flash memory, or a tangible, machine-readable storage used in the transmission of information over the Internet via electrical, optical, acoustical or other forms of propagated signals (e.g., carrier waves, infrared signals, digital signals, etc.). Accordingly, the computer-readable medium may include any type of tangible machine-readable medium suitable for storing or transmitting electronic instructions or information in a form readable by a machine (e.g., a computer).

[0037] A design may go through various stages, from creation to simulation to fabrication. Data representing a design may represent the design in a number of manners. First, as may be useful in simulations, the hardware may be represented using a hardware description language or another functional description language. Additionally, a circuit level model with logic and/or transistor gates may be produced at some stages of the design process. Furthermore, designs, at some stage, may reach a level of data representing the physical placement of various devices in the hardware model. In cases wherein some semiconductor fabrication techniques are used, the data representing the hardware model may be the data specifying the presence or absence of various features on different mask layers for masks used to produce the integrated circuit. In any representation of the design, the data may be stored in any form of a machine-readable medium. A memory or a magnetic or optical storage such as a disc may be the machine-readable medium to store information transmitted via optical or electrical wave modulated or otherwise generated to transmit such information. When an electrical carrier wave indicating or carrying the code or design is transmitted, to the extent that copying, buffering, or retransmission of the electrical signal is performed, a new copy may be made. Thus, a communication provider or a network provider may store on a tangible, machine-readable medium, at least temporarily, an article, such as information encoded into a carrier wave, embodying techniques of embodiments of the present disclosure.

[0038] In modern processors, a number of different execution units may be used to process and execute a variety of code and instructions. Some instructions may be quicker to complete while others may take a number of clock cycles to complete. The faster the throughput of instructions, the better the overall performance of the processor. Thus it would be advantageous to have as many instructions execute as fast as possible. However, there may be certain instructions that have greater complexity and require more in terms of execution time and processor resources, such as floating point instructions, load/store operations, data moves, etc.

[0039] As more computer systems are used in internet, text, and multimedia applications, additional processor support has been introduced over time. In one embodiment, an instruction set may be associated with one or more computer

architectures, including data types, instructions, register architecture, addressing modes, memory architecture, interrupt and exception handling, and external input and output (I/O).

[0040] In one embodiment, the instruction set architecture (ISA) may be implemented by one or more micro-architectures, which may include processor logic and circuits used to implement one or more instruction sets. Accordingly, processors with different micro-architectures may share at least a portion of a common instruction set. For example, Intel® Pentium 4 processors, Intel® Core™ processors, and processors from Advanced Micro Devices, Inc. of Sunnyvale CA implement nearly identical versions of the x86 instruction set (with some extensions that have been added with newer versions), but have different internal designs. Similarly, processors designed by other processor development companies, such as ARM Holdings, Ltd., MIPS, or their licensees or adopters, may share at least a portion a common instruction set, but may include different processor designs. For example, the same register architecture of the ISA may be implemented in different ways in different micro-architectures using new or well-known techniques, including dedicated physical registers, one or more dynamically allocated physical registers using a register renaming mechanism (e.g., the use of a Register Alias Table (RAT), a Reorder Buffer (ROB) and a retirement register file. In one embodiment, registers may include one or more registers, register architectures, register files, or other register sets that may or may not be addressable by a software programmer.

[0041] An instruction may include one or more instruction formats. In one embodiment, an instruction format may indicate various fields (number of bits, location of bits, etc.) to specify, among other things, the operation to be performed and the operands on which that operation will be performed. In a further embodiment, some instruction formats may be further defined by instruction templates (or sub-formats). For example, the instruction templates of a given instruction format may be defined to have different subsets of the instruction format's fields and/or defined to have a given field interpreted differently. In one embodiment, an instruction may be expressed using an instruction format (and, if defined, in a given one of the instruction templates of that

instruction format) and specifies or indicates the operation and the operands upon which the operation will operate.

[0042] Scientific, financial, auto-vectorized general purpose, RMS (recognition, mining, and synthesis), and visual and multimedia applications (e.g., 2D/3D graphics, image processing, video compression/decompression, voice recognition algorithms and audio manipulation) may require the same operation to be performed on a large number of data items. In one embodiment, Single Instruction Multiple Data (SIMD) refers to a type of instruction that causes a processor to perform an operation on multiple data elements. SIMD technology may be used in processors that may logically divide the bits in a register into a number of fixed-sized or variable-sized data elements, each of which represents a separate value. For example, in one embodiment, the bits in a 64-bit register may be organized as a source operand containing four separate 16-bit data elements, each of which represents a separate 16-bit value. This type of data may be referred to as ‘packed’ data type or ‘vector’ data type, and operands of this data type may be referred to as packed data operands or vector operands. In one embodiment, a packed data item or vector may be a sequence of packed data elements stored within a single register, and a packed data operand or a vector operand may be a source or destination operand of a SIMD instruction (or ‘packed data instruction’ or a ‘vector instruction’). In one embodiment, a SIMD instruction specifies a single vector operation to be performed on two source vector operands to generate a destination vector operand (also referred to as a result vector operand) of the same or different size, with the same or different number of data elements, and in the same or different data element order.

[0043] SIMD technology, such as that employed by the Intel® Core™ processors having an instruction set including x86, MMX™, Streaming SIMD Extensions (SSE), SSE2, SSE3, SSE4.1, and SSE4.2 instructions, ARM processors, such as the ARM Cortex® family of processors having an instruction set including the Vector Floating Point (VFP) and/or NEON instructions, and MIPS processors, such as the Loongson family of processors developed by the Institute of Computing Technology (ICT) of the Chinese Academy of Sciences, has enabled a significant improvement in application

performance (Core™ and MMX™ are registered trademarks or trademarks of Intel Corporation of Santa Clara, Calif.).

[0044] In one embodiment, destination and source registers/data may be generic terms to represent the source and destination of the corresponding data or operation. In some embodiments, they may be implemented by registers, memory, or other storage areas having other names or functions than those depicted. For example, in one embodiment, “DEST1” may be a temporary storage register or other storage area, whereas “SRC1” and “SRC2” may be a first and second source storage register or other storage area, and so forth. In other embodiments, two or more of the SRC and DEST storage areas may correspond to different data storage elements within the same storage area (e.g., a SIMD register). In one embodiment, one of the source registers may also act as a destination register by, for example, writing back the result of an operation performed on the first and second source data to one of the two source registers serving as a destination registers.

[0045] FIGURE 1A is a block diagram of an exemplary computer system formed with a processor that may include execution units to execute an instruction, in accordance with embodiments of the present disclosure. System 100 may include a component, such as a processor 102 to employ execution units including logic to perform algorithms for process data, in accordance with the present disclosure, such as in the embodiment described herein. System 100 may be representative of processing systems based on the PENTIUM® III, PENTIUM® 4, Xeon™, Itanium®, XScale™ and/or StrongARM™ microprocessors available from Intel Corporation of Santa Clara, California, although other systems (including PCs having other microprocessors, engineering workstations, set-top boxes and the like) may also be used. In one embodiment, sample system 100 may execute a version of the WINDOWS™ operating system available from Microsoft Corporation of Redmond, Washington, although other operating systems (UNIX and Linux for example), embedded software, and/or graphical user interfaces, may also be used. Thus, embodiments of the present disclosure are not limited to any specific combination of hardware circuitry and software.

[0046] Embodiments are not limited to computer systems. Embodiments of the present disclosure may be used in other devices such as handheld devices and embedded applications. Some examples of handheld devices include cellular phones, Internet Protocol devices, digital cameras, personal digital assistants (PDAs), and handheld PCs. Embedded applications may include a micro controller, a digital signal processor (DSP), system on a chip, network computers (NetPC), set-top boxes, network hubs, wide area network (WAN) switches, or any other system that may perform one or more instructions in accordance with at least one embodiment.

[0047] Computer system 100 may include a processor 102 that may include one or more execution units 108 to perform an algorithm to perform at least one instruction in accordance with one embodiment of the present disclosure. One embodiment may be described in the context of a single processor desktop or server system, but other embodiments may be included in a multiprocessor system. System 100 may be an example of a 'hub' system architecture. System 100 may include a processor 102 for processing data signals. Processor 102 may include a complex instruction set computer (CISC) microprocessor, a reduced instruction set computing (RISC) microprocessor, a very long instruction word (VLIW) microprocessor, a processor implementing a combination of instruction sets, or any other processor device, such as a digital signal processor, for example. In one embodiment, processor 102 may be coupled to a processor bus 110 that may transmit data signals between processor 102 and other components in system 100. The elements of system 100 may perform conventional functions that are well known to those familiar with the art.

[0048] In one embodiment, processor 102 may include a Level 1 (L1) internal cache memory 104. Depending on the architecture, the processor 102 may have a single internal cache or multiple levels of internal cache. In another embodiment, the cache memory may reside external to processor 102. Other embodiments may also include a combination of both internal and external caches depending on the particular implementation and needs. Register file 106 may store different types of data in various registers including integer registers, floating point registers, status registers, and instruction pointer register.

[0049] Execution unit 108, including logic to perform integer and floating point operations, also resides in processor 102. Processor 102 may also include a microcode (ucode) ROM that stores microcode for certain macroinstructions. In one embodiment, execution unit 108 may include logic to handle a packed instruction set 109. By including the packed instruction set 109 in the instruction set of a general-purpose processor 102, along with associated circuitry to execute the instructions, the operations used by many multimedia applications may be performed using packed data in a general-purpose processor 102. Thus, many multimedia applications may be accelerated and executed more efficiently by using the full width of a processor's data bus for performing operations on packed data. This may eliminate the need to transfer smaller units of data across the processor's data bus to perform one or more operations one data element at a time.

[0050] Embodiments of an execution unit 108 may also be used in micro controllers, embedded processors, graphics devices, DSPs, and other types of logic circuits. System 100 may include a memory 120. Memory 120 may be implemented as a dynamic random access memory (DRAM) device, a static random access memory (SRAM) device, flash memory device, or other memory device. Memory 120 may store instructions 119 and/or data 121 represented by data signals that may be executed by processor 102.

[0051] A system logic chip 116 may be coupled to processor bus 110 and memory 120. System logic chip 116 may include a memory controller hub (MCH). Processor 102 may communicate with MCH 116 via a processor bus 110. MCH 116 may provide a high bandwidth memory path 118 to memory 120 for storage of instructions 119 and data 121 and for storage of graphics commands, data and textures. MCH 116 may direct data signals between processor 102, memory 120, and other components in system 100 and to bridge the data signals between processor bus 110, memory 120, and system I/O 122. In some embodiments, the system logic chip 116 may provide a graphics port for coupling to a graphics controller 112. MCH 116 may be coupled to memory 120 through a memory interface 118. Graphics card 112 may be coupled to MCH 116 through an Accelerated Graphics Port (AGP) interconnect 114.

[0052] System 100 may use a proprietary hub interface bus 122 to couple MCH 116 to I/O controller hub (ICH) 130. In one embodiment, ICH 130 may provide direct connections to some I/O devices via a local I/O bus. The local I/O bus may include a high-speed I/O bus for connecting peripherals to memory 120, chipset, and processor 102. Examples may include the audio controller 129, firmware hub (flash BIOS) 128, wireless transceiver 126, data storage 124, legacy I/O controller 123 containing user input interface 125 (which may include a keyboard interface), a serial expansion port 127 such as Universal Serial Bus (USB), and a network controller 134. Data storage device 124 may comprise a hard disk drive, a floppy disk drive, a CD-ROM device, a flash memory device, or other mass storage device.

[0053] For another embodiment of a system, an instruction in accordance with one embodiment may be used with a system on a chip. One embodiment of a system on a chip comprises of a processor and a memory. The memory for one such system may include a flash memory. The flash memory may be located on the same die as the processor and other system components. Additionally, other logic blocks such as a memory controller or graphics controller may also be located on a system on a chip.

[0054] FIGURE 1B illustrates a data processing system 140 which implements the principles of embodiments of the present disclosure. It will be readily appreciated by one of skill in the art that the embodiments described herein may operate with alternative processing systems without departure from the scope of embodiments of the disclosure.

[0055] Computer system 140 comprises a processing core 159 for performing at least one instruction in accordance with one embodiment. In one embodiment, processing core 159 represents a processing unit of any type of architecture, including but not limited to a CISC, a RISC or a VLIW type architecture. Processing core 159 may also be suitable for manufacture in one or more process technologies and by being represented on a machine-readable media in sufficient detail, may be suitable to facilitate said manufacture.

[0056] Processing core 159 comprises an execution unit 142, a set of register files 145, and a decoder 144. Processing core 159 may also include additional circuitry (not shown) which may be unnecessary to the understanding of embodiments of the present

disclosure. Execution unit 142 may execute instructions received by processing core 159. In addition to performing typical processor instructions, execution unit 142 may perform instructions in packed instruction set 143 for performing operations on packed data formats. Packed instruction set 143 may include instructions for performing
5 embodiments of the disclosure and other packed instructions. Execution unit 142 may be coupled to register file 145 by an internal bus. Register file 145 may represent a storage area on processing core 159 for storing information, including data. As previously mentioned, it is understood that the storage area may store the packed data. Execution unit 142 may be coupled to decoder 144. Decoder 144 may decode
10 instructions received by processing core 159 into control signals and/or microcode entry points. In response to these control signals and/or microcode entry points, execution unit 142 performs the appropriate operations. In one embodiment, the decoder may interpret the opcode of the instruction, which will indicate what operation should be performed on the corresponding data indicated within the instruction.

15 **[0057]** Processing core 159 may be coupled with bus 141 for communicating with various other system devices, which may include but are not limited to, for example, synchronous dynamic random access memory (SDRAM) control 146, static random access memory (SRAM) control 147, burst flash memory interface 148, personal computer memory card international association (PCMCIA)/compact flash (CF) card
20 control 149, liquid crystal display (LCD) control 150, direct memory access (DMA) controller 151, and alternative bus master interface 152. In one embodiment, data processing system 140 may also comprise an I/O bridge 154 for communicating with various I/O devices via an I/O bus 153. Such I/O devices may include but are not limited to, for example, universal asynchronous receiver/transmitter (UART) 155,
25 universal serial bus (USB) 156, Bluetooth wireless UART 157 and I/O expansion interface 158.

30 **[0058]** One embodiment of data processing system 140 provides for mobile, network and/or wireless communications and a processing core 159 that may perform SIMD operations including a text string comparison operation. Processing core 159 may be programmed with various audio, video, imaging and communications algorithms including discrete transformations such as a Walsh-Hadamard transform, a

fast Fourier transform (FFT), a discrete cosine transform (DCT), and their respective inverse transforms; compression/decompression techniques such as color space transformation, video encode motion estimation or video decode motion compensation; and modulation/demodulation (MODEM) functions such as pulse coded modulation (PCM).

[0059] FIGURE 1C illustrates other embodiments of a data processing system that performs SIMD text string comparison operations. In one embodiment, data processing system 160 may include a main processor 166, a SIMD coprocessor 161, a cache memory 167, and an input/output system 168. Input/output system 168 may optionally be coupled to a wireless interface 169. SIMD coprocessor 161 may perform operations including instructions in accordance with one embodiment. In one embodiment, processing core 170 may be suitable for manufacture in one or more process technologies and by being represented on a machine-readable media in sufficient detail, may be suitable to facilitate the manufacture of all or part of data processing system 160 including processing core 170.

[0060] In one embodiment, SIMD coprocessor 161 comprises an execution unit 162 and a set of register files 164. One embodiment of main processor 166 comprises a decoder 165 to recognize instructions of instruction set 163 including instructions in accordance with one embodiment for execution by execution unit 162. In other embodiments, SIMD coprocessor 161 also comprises at least part of decoder 165 (shown as 165B) to decode instructions of instruction set 163. Processing core 170 may also include additional circuitry (not shown) which may be unnecessary to the understanding of embodiments of the present disclosure.

[0061] In operation, main processor 166 executes a stream of data processing instructions that control data processing operations of a general type including interactions with cache memory 167, and input/output system 168. Embedded within the stream of data processing instructions may be SIMD coprocessor instructions. Decoder 165 of main processor 166 recognizes these SIMD coprocessor instructions as being of a type that should be executed by an attached SIMD coprocessor 161. Accordingly, main processor 166 issues these SIMD coprocessor instructions (or control signals representing SIMD coprocessor instructions) on the coprocessor bus

166. From coprocessor bus 171, these instructions may be received by any attached SIMD coprocessors. In this case, SIMD coprocessor 161 may accept and execute any received SIMD coprocessor instructions intended for it.

[0062] Data may be received via wireless interface 169 for processing by the SIMD coprocessor instructions. For one example, voice communication may be received in the form of a digital signal, which may be processed by the SIMD coprocessor instructions to regenerate digital audio samples representative of the voice communications. For another example, compressed audio and/or video may be received in the form of a digital bit stream, which may be processed by the SIMD coprocessor instructions to regenerate digital audio samples and/or motion video frames. In one embodiment of processing core 170, main processor 166, and a SIMD coprocessor 161 may be integrated into a single processing core 170 comprising an execution unit 162, a set of register files 164, and a decoder 165 to recognize instructions of instruction set 163 including instructions in accordance with one embodiment.

[0063] FIGURE 2 is a block diagram of the micro-architecture for a processor 200 that may include logic circuits to perform instructions, in accordance with embodiments of the present disclosure. In some embodiments, an instruction in accordance with one embodiment may be implemented to operate on data elements having sizes of byte, word, doubleword, quadword, etc., as well as datatypes, such as single and double precision integer and floating point datatypes. In one embodiment, in-order front end 201 may implement a part of processor 200 that may fetch instructions to be executed and prepares the instructions to be used later in the processor pipeline. Front end 201 may include several units. In one embodiment, instruction prefetcher 226 fetches instructions from memory and feeds the instructions to an instruction decoder 228 which in turn decodes or interprets the instructions. For example, in one embodiment, the decoder decodes a received instruction into one or more operations called “micro-instructions” or “micro-operations” (also called micro op or uops) that the machine may execute. In other embodiments, the decoder parses the instruction into an opcode and corresponding data and control fields that may be used by the micro-architecture to perform operations in accordance with one

embodiment. In one embodiment, trace cache 230 may assemble decoded uops into program ordered sequences or traces in uop queue 234 for execution. When trace cache 230 encounters a complex instruction, microcode ROM 232 provides the uops needed to complete the operation.

5 **[0064]** Some instructions may be converted into a single micro-op, whereas others need several micro-ops to complete the full operation. In one embodiment, if more than four micro-ops are needed to complete an instruction, decoder 228 may access microcode ROM 232 to perform the instruction. In one embodiment, an instruction may be decoded into a small number of micro ops for processing at instruction decoder
10 228. In another embodiment, an instruction may be stored within microcode ROM 232 should a number of micro-ops be needed to accomplish the operation. Trace cache 230 refers to an entry point programmable logic array (PLA) to determine a correct micro-instruction pointer for reading the micro-code sequences to complete one or more instructions in accordance with one embodiment from micro-code ROM 232. After
15 microcode ROM 232 finishes sequencing micro-ops for an instruction, front end 201 of the machine may resume fetching micro-ops from trace cache 230.

[0065] Out-of-order execution engine 203 may prepare instructions for execution. The out-of-order execution logic has a number of buffers to smooth out and re-order the flow of instructions to optimize performance as they go down the pipeline and get
20 scheduled for execution. The allocator logic in allocator/register renamer 215 allocates the machine buffers and resources that each uop needs in order to execute. The register renaming logic in allocator/register renamer 215 renames logic registers onto entries in a register file. The allocator 215 also allocates an entry for each uop in one of the two
25 uop queues, one for memory operations (memory uop queue 207) and one for non-memory operations (integer/floating point uop queue 205), in front of the instruction schedulers: memory scheduler 209, fast scheduler 202, slow/general floating point scheduler 204, and simple floating point scheduler 206. Uop schedulers 202, 204, 206,
30 determine when a uop is ready to execute based on the readiness of their dependent input register operand sources and the availability of the execution resources the uops need to complete their operation. Fast scheduler 202 of one embodiment may schedule on each half of the main clock cycle while the other schedulers may only schedule once

per main processor clock cycle. The schedulers arbitrate for the dispatch ports to schedule uops for execution.

[0066] Register files 208, 210 may be arranged between schedulers 202, 204, 206, and execution units 212, 214, 216, 218, 220, 222, 224 in execution block 211. Each of
5 register files 208, 210 perform integer and floating point operations, respectively. Each register file 208, 210, may include a bypass network that may bypass or forward just completed results that have not yet been written into the register file to new dependent uops. Integer register file 208 and floating point register file 210 may communicate data with the other. In one embodiment, integer register file 208 may be split into two
10 separate register files, one register file for low-order thirty-two bits of data and a second register file for high order thirty-two bits of data. Floating point register file 210 may include 128-bit wide entries because floating point instructions typically have operands from 64 to 128 bits in width.

[0067] Execution block 211 may contain execution units 212, 214, 216, 218, 220,
15 222, 224. Execution units 212, 214, 216, 218, 220, 222, 224 may execute the instructions. Execution block 211 may include register files 208, 210 that store the integer and floating point data operand values that the micro-instructions need to execute. In one embodiment, processor 200 may comprise a number of execution units: address generation unit (AGU) 212, AGU 214, fast ALU 216, fast ALU 218,
20 slow ALU 220, floating point ALU 222, floating point move unit 224. In another embodiment, floating point execution blocks 222, 224, may execute floating point, MMX, SIMD, and SSE, or other operations. In yet another embodiment, floating point ALU 222 may include a 64-bit by 64-bit floating point divider to execute divide, square root, and remainder micro-ops. In various embodiments, instructions involving a
25 floating point value may be handled with the floating point hardware. In one embodiment, ALU operations may be passed to high-speed ALU execution units 216, 218. High-speed ALUs 216, 218 may execute fast operations with an effective latency of half a clock cycle. In one embodiment, most complex integer operations go to slow ALU 220 as slow ALU 220 may include integer execution hardware for long-latency
30 type of operations, such as a multiplier, shifts, flag logic, and branch processing. Memory load/store operations may be executed by AGUs 212, 214. In one

embodiment, integer ALUs 216, 218, 220 may perform integer operations on 64-bit data operands. In other embodiments, ALUs 216, 218, 220 may be implemented to support a variety of data bit sizes including sixteen, thirty-two, 128, 256, etc. Similarly, floating point units 222, 224 may be implemented to support a range of
5 operands having bits of various widths. In one embodiment, floating point units 222, 224, may operate on 128-bit wide packed data operands in conjunction with SIMD and multimedia instructions.

[0068] In one embodiment, uops schedulers 202, 204, 206, dispatch dependent operations before the parent load has finished executing. As uops may be speculatively
10 scheduled and executed in processor 200, processor 200 may also include logic to handle memory misses. If a data load misses in the data cache, there may be dependent operations in flight in the pipeline that have left the scheduler with temporarily incorrect data. A replay mechanism tracks and re-executes instructions that use incorrect data. Only the dependent operations might need to be replayed and the
15 independent ones may be allowed to complete. The schedulers and replay mechanism of one embodiment of a processor may also be designed to catch instruction sequences for text string comparison operations.

[0069] The term “registers” may refer to the on-board processor storage locations that may be used as part of instructions to identify operands. In other words, registers
20 may be those that may be usable from the outside of the processor (from a programmer’s perspective). However, in some embodiments registers might not be limited to a particular type of circuit. Rather, a register may store data, provide data, and perform the functions described herein. The registers described herein may be implemented by circuitry within a processor using any number of different techniques,
25 such as dedicated physical registers, dynamically allocated physical registers using register renaming, combinations of dedicated and dynamically allocated physical registers, etc. In one embodiment, integer registers store 32-bit integer data. A register file of one embodiment also contains eight multimedia SIMD registers for packed data. For the discussions below, the registers may be understood to be data registers designed
30 to hold packed data, such as 64-bit wide MMX™ registers (also referred to as ‘mm’ registers in some instances) in microprocessors enabled with MMX technology from

Intel Corporation of Santa Clara, California. These MMX registers, available in both integer and floating point forms, may operate with packed data elements that accompany SIMD and SSE instructions. Similarly, 128-bit wide XMM registers relating to SSE2, SSE3, SSE4, or beyond (referred to generically as “SSEx”) technology may hold such packed data operands. In one embodiment, in storing packed data and integer data, the registers do not need to differentiate between the two data types. In one embodiment, integer and floating point data may be contained in the same register file or different register files. Furthermore, in one embodiment, floating point and integer data may be stored in different registers or the same registers.

10 [0070] In the examples of the following figures, a number of data operands may be described. FIGURE 3A illustrates various packed data type representations in multimedia registers, in accordance with embodiments of the present disclosure. FIGURE 3A illustrates data types for a packed byte 310, a packed word 320, and a packed doubleword (dword) 330 for 128-bit wide operands. Packed byte format 310 of this example may be 128 bits long and contains sixteen packed byte data elements. A byte may be defined, for example, as eight bits of data. Information for each byte data element may be stored in bit 7 through bit 0 for byte 0, bit 15 through bit 8 for byte 1, bit 23 through bit 16 for byte 2, and finally bit 120 through bit 127 for byte 15. Thus, all available bits may be used in the register. This storage arrangement increases the storage efficiency of the processor. As well, with sixteen data elements accessed, one operation may now be performed on sixteen data elements in parallel.

25 [0071] Generally, a data element may include an individual piece of data that is stored in a single register or memory location with other data elements of the same length. In packed data sequences relating to SSEx technology, the number of data elements stored in a XMM register may be 128 bits divided by the length in bits of an individual data element. Similarly, in packed data sequences relating to MMX and SSE technology, the number of data elements stored in an MMX register may be 64 bits divided by the length in bits of an individual data element. Although the data types illustrated in FIGURE 3A may be 128 bits long, embodiments of the present disclosure may also operate with 64-bit wide or other sized operands. Packed word format 320 of this example may be 128 bits long and contains eight packed word data elements. Each

packed word contains sixteen bits of information. Packed doubleword format 330 of FIGURE 3A may be 128 bits long and contains four packed doubleword data elements. Each packed doubleword data element contains thirty-two bits of information. A packed quadword may be 128 bits long and contain two packed quad-word data elements.

[0072] FIGURE 3B illustrates possible in-register data storage formats, in accordance with embodiments of the present disclosure. Each packed data may include more than one independent data element. Three packed data formats are illustrated; packed half 341, packed single 342, and packed double 343. One embodiment of packed half 341, packed single 342, and packed double 343 contain fixed-point data elements. For another embodiment one or more of packed half 341, packed single 342, and packed double 343 may contain floating-point data elements. One embodiment of packed half 341 may be 128 bits long containing eight 16-bit data elements. One embodiment of packed single 342 may be 128 bits long and contains four 32-bit data elements. One embodiment of packed double 343 may be 128 bits long and contains two 64-bit data elements. It will be appreciated that such packed data formats may be further extended to other register lengths, for example, to 96-bits, 160-bits, 192-bits, 224-bits, 256-bits or more.

[0073] FIGURE 3C illustrates various signed and unsigned packed data type representations in multimedia registers, in accordance with embodiments of the present disclosure. Unsigned packed byte representation 344 illustrates the storage of an unsigned packed byte in a SIMD register. Information for each byte data element may be stored in bit 7 through bit 0 for byte 0, bit 15 through bit 8 for byte 1, bit 23 through bit 16 for byte 2, and finally bit 120 through bit 127 for byte 15. Thus, all available bits may be used in the register. This storage arrangement may increase the storage efficiency of the processor. As well, with sixteen data elements accessed, one operation may now be performed on sixteen data elements in a parallel fashion. Signed packed byte representation 345 illustrates the storage of a signed packed byte. Note that the eighth bit of every byte data element may be the sign indicator. Unsigned packed word representation 346 illustrates how word seven through word zero may be stored in a SIMD register. Signed packed word representation 347 may be similar to

the unsigned packed word in-register representation 346. Note that the sixteenth bit of each word data element may be the sign indicator. Unsigned packed doubleword representation 348 shows how doubleword data elements are stored. Signed packed doubleword representation 349 may be similar to unsigned packed doubleword in-register representation 348. Note that the necessary sign bit may be the thirty-second bit of each doubleword data element.

[0074] FIGURE 3D illustrates an embodiment of an operation encoding (opcode). Furthermore, format 360 may include register/memory operand addressing modes corresponding with a type of opcode format described in the "IA-32 Intel Architecture Software Developer's Manual Volume 2: Instruction Set Reference," which is available from Intel Corporation, Santa Clara, CA on the world-wide-web (www) at intel.com/design/litcentr. In one embodiment, an instruction may be encoded by one or more of fields 361 and 362. Up to two operand locations per instruction may be identified, including up to two source operand identifiers 364 and 365. In one embodiment, destination operand identifier 366 may be the same as source operand identifier 364, whereas in other embodiments they may be different. In another embodiment, destination operand identifier 366 may be the same as source operand identifier 365, whereas in other embodiments they may be different. In one embodiment, one of the source operands identified by source operand identifiers 364 and 365 may be overwritten by the results of the text string comparison operations, whereas in other embodiments identifier 364 corresponds to a source register element and identifier 365 corresponds to a destination register element. In one embodiment, operand identifiers 364 and 365 may identify 32-bit or 64-bit source and destination operands.

[0075] FIGURE 3E illustrates another possible operation encoding (opcode) format 370, having forty or more bits, in accordance with embodiments of the present disclosure. Opcode format 370 corresponds with opcode format 360 and comprises an optional prefix byte 378. An instruction according to one embodiment may be encoded by one or more of fields 378, 371, and 372. Up to two operand locations per instruction may be identified by source operand identifiers 374 and 375 and by prefix byte 378. In one embodiment, prefix byte 378 may be used to identify 32-bit or 64-bit

source and destination operands. In one embodiment, destination operand identifier 376 may be the same as source operand identifier 374, whereas in other embodiments they may be different. For another embodiment, destination operand identifier 376 may be the same as source operand identifier 375, whereas in other embodiments they may be different. In one embodiment, an instruction operates on one or more of the operands identified by operand identifiers 374 and 375 and one or more operands identified by operand identifiers 374 and 375 may be overwritten by the results of the instruction, whereas in other embodiments, operands identified by identifiers 374 and 375 may be written to another data element in another register. Opcode formats 360 and 370 allow register to register, memory to register, register by memory, register by register, register by immediate, register to memory addressing specified in part by MOD fields 363 and 373 and by optional scale-index-base and displacement bytes.

[0076] FIGURE 3F illustrates yet another possible operation encoding (opcode) format, in accordance with embodiments of the present disclosure. 64-bit single instruction multiple data (SIMD) arithmetic operations may be performed through a coprocessor data processing (CDP) instruction. Operation encoding (opcode) format 380 depicts one such CDP instruction having CDP opcode fields 382 and 389. The type of CDP instruction, for another embodiment, operations may be encoded by one or more of fields 383, 384, 387, and 388. Up to three operand locations per instruction may be identified, including up to two source operand identifiers 385 and 390 and one destination operand identifier 386. One embodiment of the coprocessor may operate on eight, sixteen, thirty-two, and 64-bit values. In one embodiment, an instruction may be performed on integer data elements. In some embodiments, an instruction may be executed conditionally, using condition field 381. For some embodiments, source data sizes may be encoded by field 383. In some embodiments, Zero (Z), negative (N), carry (C), and overflow (V) detection may be done on SIMD fields. For some instructions, the type of saturation may be encoded by field 384.

[0077] FIGURE 4A is a block diagram illustrating an in-order pipeline and a register renaming stage, out-of-order issue/execution pipeline, in accordance with embodiments of the present disclosure. FIGURE 4B is a block diagram illustrating an in-order architecture core and a register renaming logic, out-of-order issue/execution

logic to be included in a processor, in accordance with embodiments of the present disclosure. The solid lined boxes in FIGURE 4A illustrate the in-order pipeline, while the dashed lined boxes illustrates the register renaming, out-of-order issue/execution pipeline. Similarly, the solid lined boxes in FIGURE 4B illustrate the in-order architecture logic, while the dashed lined boxes illustrates the register renaming logic and out-of-order issue/execution logic.

5 [0078] In FIGURE 4A, a processor pipeline 400 may include a fetch stage 402, a length decode stage 404, a decode stage 406, an allocation stage 408, a renaming stage 410, a scheduling (also known as a dispatch or issue) stage 412, a register read/memory read stage 414, an execute stage 416, a write-back/memory-write stage 418, an exception handling stage 422, and a commit stage 424.

[0079] In FIGURE 4B, arrows denote a coupling between two or more units and the direction of the arrow indicates a direction of data flow between those units. FIGURE 4B shows processor core 490 including a front end unit 430 coupled to an execution engine unit 450, and both may be coupled to a memory unit 470.

15 [0080] Core 490 may be a reduced instruction set computing (RISC) core, a complex instruction set computing (CISC) core, a very long instruction word (VLIW) core, or a hybrid or alternative core type. In one embodiment, core 490 may be a special-purpose core, such as, for example, a network or communication core, compression engine, graphics core, or the like.

[0081] Front end unit 430 may include a branch prediction unit 432 coupled to an instruction cache unit 434. Instruction cache unit 434 may be coupled to an instruction translation lookaside buffer (TLB) 436. TLB 436 may be coupled to an instruction fetch unit 438, which is coupled to a decode unit 440. Decode unit 440 may decode instructions, and generate as an output one or more micro-operations, micro-code entry points, microinstructions, other instructions, or other control signals, which may be decoded from, or which otherwise reflect, or may be derived from, the original instructions. The decoder may be implemented using various different mechanisms. Examples of suitable mechanisms include, but are not limited to, look-up tables, hardware implementations, programmable logic arrays (PLAs), microcode read-only memories (ROMs), etc. In one embodiment, instruction cache unit 434 may be further

25
30

coupled to a level 2 (L2) cache unit 476 in memory unit 470. Decode unit 440 may be coupled to a rename/allocator unit 452 in execution engine unit 450.

[0082] Execution engine unit 450 may include rename/allocator unit 452 coupled to a retirement unit 454 and a set of one or more scheduler units 456. Scheduler units 456
5 represent any number of different schedulers, including reservations stations, central instruction window, etc. Scheduler units 456 may be coupled to physical register file units 458. Each of physical register file units 458 represents one or more physical register files, different ones of which store one or more different data types, such as scalar integer, scalar floating point, packed integer, packed floating point, vector
10 integer, vector floating point, etc., status (e.g., an instruction pointer that is the address of the next instruction to be executed), etc. Physical register file units 458 may be overlapped by retirement unit 454 to illustrate various ways in which register renaming and out-of-order execution may be implemented (e.g., using one or more reorder buffers and one or more retirement register files, using one or more future files, one or
15 more history buffers, and one or more retirement register files; using register maps and a pool of registers; etc.). Generally, the architectural registers may be visible from the outside of the processor or from a programmer's perspective. The registers might not be limited to any known particular type of circuit. Various different types of registers may be suitable as long as they store and provide data as described herein. Examples of
20 suitable registers include, but might not be limited to, dedicated physical registers, dynamically allocated physical registers using register renaming, combinations of dedicated and dynamically allocated physical registers, etc. Retirement unit 454 and physical register file units 458 may be coupled to execution clusters 460. Execution clusters 460 may include a set of one or more execution units 462 and a set of one or
25 more memory access units 464. Execution units 462 may perform various operations (e.g., shifts, addition, subtraction, multiplication) and on various types of data (e.g., scalar floating point, packed integer, packed floating point, vector integer, vector floating point). While some embodiments may include a number of execution units dedicated to specific functions or sets of functions, other embodiments may include
30 only one execution unit or multiple execution units that all perform all functions. Scheduler units 456, physical register file units 458, and execution clusters 460 are

shown as being possibly plural because certain embodiments create separate pipelines for certain types of data/operations (e.g., a scalar integer pipeline, a scalar floating point/packed integer/packed floating point/vector integer/vector floating point pipeline, and/or a memory access pipeline that each have their own scheduler unit, physical register file unit, and/or execution cluster – and in the case of a separate memory access pipeline, certain embodiments may be implemented in which only the execution cluster of this pipeline has memory access units 464). It should also be understood that where separate pipelines are used, one or more of these pipelines may be out-of-order issue/execution and the rest in-order.

10 **[0083]** The set of memory access units 464 may be coupled to memory unit 470, which may include a data TLB unit 472 coupled to a data cache unit 474 coupled to a level 2 (L2) cache unit 476. In one exemplary embodiment, memory access units 464 may include a load unit, a store address unit, and a store data unit, each of which may be coupled to data TLB unit 472 in memory unit 470. L2 cache unit 476 may be
15 coupled to one or more other levels of cache and eventually to a main memory.

[0084] By way of example, the exemplary register renaming, out-of-order issue/execution core architecture may implement pipeline 400 as follows: 1) instruction fetch 438 may perform fetch and length decoding stages 402 and 404; 2) decode unit 440 may perform decode stage 406; 3) rename/allocator unit 452 may
20 perform allocation stage 408 and renaming stage 410; 4) scheduler units 456 may perform schedule stage 412; 5) physical register file units 458 and memory unit 470 may perform register read/memory read stage 414; execution cluster 460 may perform execute stage 416; 6) memory unit 470 and physical register file units 458 may perform write-back/memory-write stage 418; 7) various units may be involved in the
25 performance of exception handling stage 422; and 8) retirement unit 454 and physical register file units 458 may perform commit stage 424.

[0085] Core 490 may support one or more instructions sets (e.g., the x86 instruction set (with some extensions that have been added with newer versions); the MIPS instruction set of MIPS Technologies of Sunnyvale, CA; the ARM instruction set
30 (with optional additional extensions such as NEON) of ARM Holdings of Sunnyvale, CA).

[0086] It should be understood that the core may support multithreading (executing two or more parallel sets of operations or threads) in a variety of manners. Multithreading support may be performed by, for example, including time sliced multithreading, simultaneous multithreading (where a single physical core provides a logical core for each of the threads that physical core is simultaneously multithreading),
5 or a combination thereof. Such a combination may include, for example, time sliced fetching and decoding and simultaneous multithreading thereafter such as in the Intel® Hyperthreading technology.

[0087] While register renaming may be described in the context of out-of-order execution, it should be understood that register renaming may be used in an in-order
10 architecture. While the illustrated embodiment of the processor may also include a separate instruction and data cache units 434/474 and a shared L2 cache unit 476, other embodiments may have a single internal cache for both instructions and data, such as, for example, a Level 1 (L1) internal cache, or multiple levels of internal cache. In some
15 embodiments, the system may include a combination of an internal cache and an external cache that may be external to the core and/or the processor. In other embodiments, all of the caches may be external to the core and/or the processor.

[0088] FIGURE 5A is a block diagram of a processor 500, in accordance with embodiments of the present disclosure. In one embodiment, processor 500 may include
20 a multicore processor. Processor 500 may include a system agent 510 communicatively coupled to one or more cores 502. Furthermore, cores 502 and system agent 510 may be communicatively coupled to one or more caches 506. Cores 502, system agent 510, and caches 506 may be communicatively coupled via one or more memory control units 552. Furthermore, cores 502, system agent 510, and caches
25 506 may be communicatively coupled to a graphics module 560 via memory control units 552.

[0089] Processor 500 may include any suitable mechanism for interconnecting cores 502, system agent 510, and caches 506, and graphics module 560. In one embodiment, processor 500 may include a ring-based interconnect unit 508 to
30 interconnect cores 502, system agent 510, and caches 506, and graphics module 560. In other embodiments, processor 500 may include any number of well-known

techniques for interconnecting such units. Ring-based interconnect unit 508 may utilize memory control units 552 to facilitate interconnections.

[0090] Processor 500 may include a memory hierarchy comprising one or more levels of caches within the cores, one or more shared cache units such as caches 506, or external memory (not shown) coupled to the set of integrated memory controller units 552. Caches 506 may include any suitable cache. In one embodiment, caches 506 may include one or more mid-level caches, such as level 2 (L2), level 3 (L3), level 4 (L4), or other levels of cache, a last level cache (LLC), and/or combinations thereof.

[0091] In various embodiments, one or more of cores 502 may perform multi-threading. System agent 510 may include components for coordinating and operating cores 502. System agent unit 510 may include for example a power control unit (PCU) (not shown). The PCU may be or include logic and components needed for regulating the power state of cores 502. System agent 510 may include a display engine 512 for driving one or more externally connected displays or graphics module 560. System agent 510 may include an interface 514 for communications busses for graphics. In one embodiment, interface 514 may be implemented by PCI Express (PCIe). In a further embodiment, interface 514 may be implemented by PCI Express Graphics (PEG). System agent 510 may include a direct media interface (DMI) 516. DMI 516 may provide links between different bridges on a motherboard or other portion of a computer system. System agent 510 may include a PCIe bridge 518 for providing PCIe links to other elements of a computing system. PCIe bridge 518 may be implemented using a memory controller 520 and coherence logic 522.

[0092] Cores 502 may be implemented in any suitable manner. Cores 502 may be homogenous or heterogeneous in terms of architecture and/or instruction set. In one embodiment, some of cores 502 may be in-order while others may be out-of-order. In another embodiment, two or more of cores 502 may execute the same instruction set, while others may execute only a subset of that instruction set or a different instruction set.

[0093] Processor 500 may include a general-purpose processor, such as a Core™ i3, i5, i7, 2 Duo and Quad, Xeon™, Itanium™, XScale™ or StrongARM™ processor, which may be available from Intel Corporation, of Santa Clara, Calif. Processor 500

may be provided from another company, such as ARM Holdings, Ltd, MIPS, etc. Processor 500 may be a special-purpose processor, such as, for example, a network or communication processor, compression engine, graphics processor, co-processor, embedded processor, or the like. Processor 500 may be implemented on one or more
5 chips. Processor 500 may be a part of and/or may be implemented on one or more substrates using any of a number of process technologies, such as, for example, BiCMOS, CMOS, or NMOS.

[0094] In one embodiment, a given one of caches 506 may be shared by multiple ones of cores 502. In another embodiment, a given one of caches 506 may be
10 dedicated to one of cores 502. The assignment of caches 506 to cores 502 may be handled by a cache controller or other suitable mechanism. A given one of caches 506 may be shared by two or more cores 502 by implementing time-slices of a given cache 506.

[0095] Graphics module 560 may implement an integrated graphics processing
15 subsystem. In one embodiment, graphics module 560 may include a graphics processor. Furthermore, graphics module 560 may include a media engine 565. Media engine 565 may provide media encoding and video decoding.

[0096] FIGURE 5B is a block diagram of an example implementation of a core
20 502, in accordance with embodiments of the present disclosure. Core 502 may include a front end 570 communicatively coupled to an out-of-order engine 580. Core 502 may be communicatively coupled to other portions of processor 500 through cache hierarchy 503.

[0097] Front end 570 may be implemented in any suitable manner, such as fully or
25 in part by front end 201 as described above. In one embodiment, front end 570 may communicate with other portions of processor 500 through cache hierarchy 503. In a further embodiment, front end 570 may fetch instructions from portions of processor 500 and prepare the instructions to be used later in the processor pipeline as they are passed to out-of-order execution engine 580.

[0098] Out-of-order execution engine 580 may be implemented in any suitable
30 manner, such as fully or in part by out-of-order execution engine 203 as described above. Out-of-order execution engine 580 may prepare instructions received from

front end 570 for execution. Out-of-order execution engine 580 may include an allocate module 582. In one embodiment, allocate module 582 may allocate resources of processor 500 or other resources, such as registers or buffers, to execute a given instruction. Allocate module 582 may make allocations in schedulers, such as a
5 memory scheduler, fast scheduler, or floating point scheduler. Such schedulers may be represented in FIGURE 5B by resource schedulers 584. Allocate module 582 may be implemented fully or in part by the allocation logic described in conjunction with FIGURE 2. Resource schedulers 584 may determine when an instruction is ready to execute based on the readiness of a given resource's sources and the availability of
10 execution resources needed to execute an instruction. Resource schedulers 584 may be implemented by, for example, schedulers 202, 204, 206 as discussed above. Resource schedulers 584 may schedule the execution of instructions upon one or more resources. In one embodiment, such resources may be internal to core 502, and may be illustrated, for example, as resources 586. In another embodiment, such resources may be external
15 to core 502 and may be accessible by, for example, cache hierarchy 503. Resources may include, for example, memory, caches, register files, or registers. Resources internal to core 502 may be represented by resources 586 in FIGURE 5B. As necessary, values written to or read from resources 586 may be coordinated with other portions of processor 500 through, for example, cache hierarchy 503. As instructions
20 are assigned resources, they may be placed into a reorder buffer 588. Reorder buffer 588 may track instructions as they are executed and may selectively reorder their execution based upon any suitable criteria of processor 500. In one embodiment, reorder buffer 588 may identify instructions or a series of instructions that may be executed independently. Such instructions or a series of instructions may be executed
25 in parallel from other such instructions. Parallel execution in core 502 may be performed by any suitable number of separate execution blocks or virtual processors. In one embodiment, shared resources—such as memory, registers, and caches—may be accessible to multiple virtual processors within a given core 502. In other embodiments, shared resources may be accessible to multiple processing entities within
30 processor 500.

- [0099]** Cache hierarchy 503 may be implemented in any suitable manner. For example, cache hierarchy 503 may include one or more lower or mid-level caches, such as caches 572, 574. In one embodiment, cache hierarchy 503 may include an LLC 595 communicatively coupled to caches 572, 574. In another embodiment, LLC 595 may be implemented in a module 590 accessible to all processing entities of processor 500. In a further embodiment, module 590 may be implemented in an uncore module of processors from Intel, Inc. Module 590 may include portions or subsystems of processor 500 necessary for the execution of core 502 but might not be implemented within core 502. Besides LLC 595, Module 590 may include, for example, hardware interfaces, memory coherency coordinators, interprocessor interconnects, instruction pipelines, or memory controllers. Access to RAM 599 available to processor 500 may be made through module 590 and, more specifically, LLC 595. Furthermore, other instances of core 502 may similarly access module 590. Coordination of the instances of core 502 may be facilitated in part through module 590.
- [00100]** FIGURES 6-8 may illustrate exemplary systems suitable for including processor 500, while FIGURE 9 may illustrate an exemplary system on a chip (SoC) that may include one or more of cores 502. Other system designs and implementations known in the arts for laptops, desktops, handheld PCs, personal digital assistants, engineering workstations, servers, network devices, network hubs, switches, embedded processors, digital signal processors (DSPs), graphics devices, video game devices, set-top boxes, micro controllers, cell phones, portable media players, hand held devices, and various other electronic devices, may also be suitable. In general, a huge variety of systems or electronic devices that incorporate a processor and/or other execution logic as disclosed herein may be generally suitable.
- [00101]** FIGURE 6 illustrates a block diagram of a system 600, in accordance with embodiments of the present disclosure. System 600 may include one or more processors 610, 615, which may be coupled to graphics memory controller hub (GMCH) 620. The optional nature of additional processors 615 is denoted in FIGURE 6 with broken lines.
- [00102]** Each processor 610,615 may be some version of processor 500. However, it should be noted that integrated graphics logic and integrated memory control units

might not exist in processors 610,615. FIGURE 6 illustrates that GMCH 620 may be coupled to a memory 640 that may be, for example, a dynamic random access memory (DRAM). The DRAM may, for at least one embodiment, be associated with a non-volatile cache.

5 **[00103]** GMCH 620 may be a chipset, or a portion of a chipset. GMCH 620 may communicate with processors 610, 615 and control interaction between processors 610, 615 and memory 640. GMCH 620 may also act as an accelerated bus interface between the processors 610, 615 and other elements of system 600. In one embodiment, GMCH 620 communicates with processors 610, 615 via a multi-drop bus,
10 such as a frontside bus (FSB) 695.

[00104] Furthermore, GMCH 620 may be coupled to a display 645 (such as a flat panel display). In one embodiment, GMCH 620 may include an integrated graphics accelerator. GMCH 620 may be further coupled to an input/output (I/O) controller hub (ICH) 650, which may be used to couple various peripheral devices to system 600.
15 External graphics device 660 may include a discrete graphics device coupled to ICH 650 along with another peripheral device 670.

[00105] In other embodiments, additional or different processors may also be present in system 600. For example, additional processors 610, 615 may include additional processors that may be the same as processor 610, additional processors that may be
20 heterogeneous or asymmetric to processor 610, accelerators (such as, e.g., graphics accelerators or digital signal processing (DSP) units), field programmable gate arrays, or any other processor. There may be a variety of differences between the physical resources 610, 615 in terms of a spectrum of metrics of merit including architectural, micro-architectural, thermal, power consumption characteristics, and the like. These
25 differences may effectively manifest themselves as asymmetry and heterogeneity amongst processors 610, 615. For at least one embodiment, various processors 610, 615 may reside in the same die package.

[00106] FIGURE 7 illustrates a block diagram of a second system 700, in accordance with embodiments of the present disclosure. As shown in FIGURE 7,
30 multiprocessor system 700 may include a point-to-point interconnect system, and may include a first processor 770 and a second processor 780 coupled via a point-to-point

interconnect 750. Each of processors 770 and 780 may be some version of processor 500 as one or more of processors 610,615.

[00107] While FIGURE 7 may illustrate two processors 770, 780, it is to be understood that the scope of the present disclosure is not so limited. In other
5 embodiments, one or more additional processors may be present in a given processor.

[00108] Processors 770 and 780 are shown including integrated memory controller units 772 and 782, respectively. Processor 770 may also include as part of its bus controller units point-to-point (P-P) interfaces 776 and 778; similarly, second processor 780 may include P-P interfaces 786 and 788. Processors 770, 780 may exchange
10 information via a point-to-point (P-P) interface 750 using P-P interface circuits 778, 788. As shown in FIGURE 7, IMCs 772 and 782 may couple the processors to respective memories, namely a memory 732 and a memory 734, which in one embodiment may be portions of main memory locally attached to the respective processors.

15 [00109] Processors 770, 780 may each exchange information with a chipset 790 via individual P-P interfaces 752, 754 using point to point interface circuits 776, 794, 786, 798. In one embodiment, chipset 790 may also exchange information with a high-performance graphics circuit 738 via a high-performance graphics interface 739.

[00110] A shared cache (not shown) may be included in either processor or outside
20 of both processors, yet connected with the processors via P-P interconnect, such that either or both processors' local cache information may be stored in the shared cache if a processor is placed into a low power mode.

[00111] Chipset 790 may be coupled to a first bus 716 via an interface 796. In one embodiment, first bus 716 may be a Peripheral Component Interconnect (PCI) bus, or a
25 bus such as a PCI Express bus or another third generation I/O interconnect bus, although the scope of the present disclosure is not so limited.

[00112] As shown in FIGURE 7, various I/O devices 714 may be coupled to first bus 716, along with a bus bridge 718 which couples first bus 716 to a second bus 720. In one embodiment, second bus 720 may be a low pin count (LPC) bus. Various
30 devices may be coupled to second bus 720 including, for example, a keyboard and/or mouse 722, communication devices 727 and a storage unit 728 such as a disk drive or

other mass storage device which may include instructions/code and data 730, in one embodiment. Further, an audio I/O 724 may be coupled to second bus 720. Note that other architectures may be possible. For example, instead of the point-to-point architecture of FIGURE 7, a system may implement a multi-drop bus or other such architecture.

[00113] FIGURE 8 illustrates a block diagram of a third system 800 in accordance with embodiments of the present disclosure. Like elements in FIGURES 7 and 8 bear like reference numerals, and certain aspects of FIGURE 7 have been omitted from FIGURE 8 in order to avoid obscuring other aspects of FIGURE 8.

[00114] FIGURE 8 illustrates that processors 770, 780 may include integrated memory and I/O control logic ("CL") 872 and 882, respectively. For at least one embodiment, CL 872, 882 may include integrated memory controller units such as that described above in connection with FIGURES 5 and 7. In addition, CL 872, 882 may also include I/O control logic. FIGURE 8 illustrates that not only memories 732, 734 may be coupled to CL 872, 882, but also that I/O devices 814 may also be coupled to control logic 872, 882. Legacy I/O devices 815 may be coupled to chipset 790.

[00115] FIGURE 9 illustrates a block diagram of a SoC 900, in accordance with embodiments of the present disclosure. Similar elements in FIGURE 5 bear like reference numerals. Also, dashed lined boxes may represent optional features on more advanced SoCs. An interconnect units 902 may be coupled to: an application processor 910 which may include a set of one or more cores 502A-N and shared cache units 506; a system agent unit 510; a bus controller units 916; an integrated memory controller units 914; a set or one or more media processors 920 which may include integrated graphics logic 908, an image processor 924 for providing still and/or video camera functionality, an audio processor 926 for providing hardware audio acceleration, and a video processor 928 for providing video encode/decode acceleration; an static random access memory (SRAM) unit 930; a direct memory access (DMA) unit 932; and a display unit 940 for coupling to one or more external displays.

[00116] FIGURE 10 illustrates a processor containing a central processing unit (CPU) and a graphics processing unit (GPU), which may perform at least one instruction, in accordance with embodiments of the present disclosure. In one

embodiment, an instruction to perform operations according to at least one embodiment could be performed by the CPU. In another embodiment, the instruction could be performed by the GPU. In still another embodiment, the instruction may be performed through a combination of operations performed by the GPU and the CPU. For example, in one embodiment, an instruction in accordance with one embodiment may be received and decoded for execution on the GPU. However, one or more operations within the decoded instruction may be performed by a CPU and the result returned to the GPU for final retirement of the instruction. Conversely, in some embodiments, the CPU may act as the primary processor and the GPU as the co-processor.

10 [00117] In some embodiments, instructions that benefit from highly parallel, throughput processors may be performed by the GPU, while instructions that benefit from the performance of processors that benefit from deeply pipelined architectures may be performed by the CPU. For example, graphics, scientific applications, financial applications and other parallel workloads may benefit from the performance of the GPU and be executed accordingly, whereas more sequential applications, such as operating system kernel or application code may be better suited for the CPU.

15 [00118] In FIGURE 10, processor 1000 includes a CPU 1005, GPU 1010, image processor 1015, video processor 1020, USB controller 1025, UART controller 1030, SPI/SDIO controller 1035, display device 1040, memory interface controller 1045, MIPI controller 1050, flash memory controller 1055, dual data rate (DDR) controller 1060, security engine 1065, and I²S/I²C controller 1070. Other logic and circuits may be included in the processor of FIGURE 10, including more CPUs or GPUs and other peripheral interface controllers.

25 [00119] One or more aspects of at least one embodiment may be implemented by representative data stored on a machine-readable medium which represents various logic within the processor, which when read by a machine causes the machine to fabricate logic to perform the techniques described herein. Such representations, known as “IP cores” may be stored on a tangible, machine-readable medium (“tape”) and supplied to various customers or manufacturing facilities to load into the fabrication machines that actually make the logic or processor. For example, IP cores, such as the Cortex™ family of processors developed by ARM Holdings, Ltd. and

30

Loongson IP cores developed by the Institute of Computing Technology (ICT) of the Chinese Academy of Sciences may be licensed or sold to various customers or licensees, such as Texas Instruments, Qualcomm, Apple, or Samsung and implemented in processors produced by these customers or licensees.

5 **[00120]** FIGURE 11 illustrates a block diagram illustrating the development of IP cores, in accordance with embodiments of the present disclosure. Storage 1100 may include simulation software 1120 and/or hardware or software model 1110. In one embodiment, the data representing the IP core design may be provided to storage 1100 via memory 1140 (e.g., hard disk), wired connection (e.g., internet) 1150 or wireless
10 connection 1160. The IP core information generated by the simulation tool and model may then be transmitted to a fabrication facility 1165 where it may be fabricated by a 3rd party to perform at least one instruction in accordance with at least one embodiment.

[00121] In some embodiments, one or more instructions may correspond to a first
15 type or architecture (e.g., x86) and be translated or emulated on a processor of a different type or architecture (e.g., ARM). An instruction, according to one embodiment, may therefore be performed on any processor or processor type, including ARM, x86, MIPS, a GPU, or other processor type or architecture.

[00122] FIGURE 12 illustrates how an instruction of a first type may be emulated by
20 a processor of a different type, in accordance with embodiments of the present disclosure. In FIGURE 12, program 1205 contains some instructions that may perform the same or substantially the same function as an instruction according to one embodiment. However the instructions of program 1205 may be of a type and/or format that is different from or incompatible with processor 1215, meaning the
25 instructions of the type in program 1205 may not be able to execute natively by the processor 1215. However, with the help of emulation logic, 1210, the instructions of program 1205 may be translated into instructions that may natively be executed by the processor 1215. In one embodiment, the emulation logic may be embodied in hardware. In another embodiment, the emulation logic may be embodied in a tangible,
30 machine-readable medium containing software to translate instructions of the type in program 1205 into the type natively executable by processor 1215. In other

embodiments, emulation logic may be a combination of fixed-function or programmable hardware and a program stored on a tangible, machine-readable medium. In one embodiment, the processor contains the emulation logic, whereas in other embodiments, the emulation logic exists outside of the processor and may be provided by a third party. In one embodiment, the processor may load the emulation logic embodied in a tangible, machine-readable medium containing software by executing microcode or firmware contained in or associated with the processor.

[00123] FIGURE 13 illustrates a block diagram contrasting the use of a software instruction converter to convert binary instructions in a source instruction set to binary instructions in a target instruction set, in accordance with embodiments of the present disclosure. In the illustrated embodiment, the instruction converter may be a software instruction converter, although the instruction converter may be implemented in software, firmware, hardware, or various combinations thereof. FIGURE 13 shows a program in a high level language 1302 may be compiled using an x86 compiler 1304 to generate x86 binary code 1306 that may be natively executed by a processor with at least one x86 instruction set core 1316. The processor with at least one x86 instruction set core 1316 represents any processor that may perform substantially the same functions as an Intel processor with at least one x86 instruction set core by compatibly executing or otherwise processing (1) a substantial portion of the instruction set of the Intel x86 instruction set core or (2) object code versions of applications or other software targeted to run on an Intel processor with at least one x86 instruction set core, in order to achieve substantially the same result as an Intel processor with at least one x86 instruction set core. x86 compiler 1304 represents a compiler that may be operable to generate x86 binary code 1306 (e.g., object code) that may, with or without additional linkage processing, be executed on the processor with at least one x86 instruction set core 1316. Similarly, FIGURE 13 shows the program in high level language 1302 may be compiled using an alternative instruction set compiler 1308 to generate alternative instruction set binary code 1310 that may be natively executed by a processor without at least one x86 instruction set core 1314 (e.g., a processor with cores that execute the MIPS instruction set of MIPS Technologies of Sunnyvale, CA and/or that execute the ARM instruction set of ARM Holdings of Sunnyvale, CA).

Instruction converter 1312 may be used to convert x86 binary code 1306 into code that may be natively executed by the processor without an x86 instruction set core 1314. This converted code might not be the same as alternative instruction set binary code 1310; however, the converted code will accomplish the general operation and be made up of instructions from the alternative instruction set. Thus, instruction converter 1312 represents software, firmware, hardware, or a combination thereof that, through emulation, simulation or any other process, allows a processor or other electronic device that does not have an x86 instruction set processor or core to execute x86 binary code 1306.

10 **[00124]** FIGURE 14 is a block diagram of an instruction set architecture 1400 of a processor, in accordance with embodiments of the present disclosure. Instruction set architecture 1400 may include any suitable number or kind of components.

[00125] For example, instruction set architecture 1400 may include processing entities such as one or more cores 1406, 1407 and a graphics processing unit 1415. Cores 1406, 1407 may be communicatively coupled to the rest of instruction set architecture 1400 through any suitable mechanism, such as through a bus or cache. In one embodiment, cores 1406, 1407 may be communicatively coupled through an L2 cache control 1408, which may include a bus interface unit 1409 and an L2 cache 1411. Cores 1406, 1407 and graphics processing unit 1415 may be communicatively coupled to each other and to the remainder of instruction set architecture 1400 through interconnect 1410. In one embodiment, graphics processing unit 1415 may use a video codec 1420 defining the manner in which particular video signals will be encoded and decoded for output.

[00126] Instruction set architecture 1400 may also include any number or kind of interfaces, controllers, or other mechanisms for interfacing or communicating with other portions of an electronic device or system. Such mechanisms may facilitate interaction with, for example, peripherals, communications devices, other processors, or memory. In the example of FIGURE 14, instruction set architecture 1400 may include a liquid crystal display (LCD) video interface 1425, a subscriber interface module (SIM) interface 1430, a boot ROM interface 1435, a synchronous dynamic random access memory (SDRAM) controller 1440, a flash controller 1445, and a serial

peripheral interface (SPI) master unit 1450. LCD video interface 1425 may provide output of video signals from, for example, GPU 1415 and through, for example, a mobile industry processor interface (MIPI) 1490 or a high-definition multimedia interface (HDMI) 1495 to a display. Such a display may include, for example, an LCD.

5 SIM interface 1430 may provide access to or from a SIM card or device. SDRAM controller 1440 may provide access to or from memory such as an SDRAM chip or module 1460. Flash controller 1445 may provide access to or from memory such as flash memory 1465 or other instances of RAM. SPI master unit 1450 may provide access to or from communications modules, such as a Bluetooth module 1470, high-
10 speed 3G modem 1475, global positioning system module 1480, or wireless module 1485 implementing a communications standard such as 802.11.

[00127] FIGURE 15 is a more detailed block diagram of an instruction set architecture 1500 of a processor, in accordance with embodiments of the present disclosure. Instruction architecture 1500 may implement one or more aspects of
15 instruction set architecture 1400. Furthermore, instruction set architecture 1500 may illustrate modules and mechanisms for the execution of instructions within a processor.

[00128] Instruction architecture 1500 may include a memory system 1540 communicatively coupled to one or more execution entities 1565. Furthermore, instruction architecture 1500 may include a caching and bus interface unit such as unit
20 1510 communicatively coupled to execution entities 1565 and memory system 1540. In one embodiment, loading of instructions into execution entities 1565 may be performed by one or more stages of execution. Such stages may include, for example, instruction prefetch stage 1530, dual instruction decode stage 1550, register rename stage 1555, issue stage 1560, and writeback stage 1570.

25 **[00129]** In one embodiment, memory system 1540 may include an executed instruction pointer 1580. Executed instruction pointer 1580 may store a value identifying the oldest, undispached instruction within a batch of instructions. The oldest instruction may correspond to the lowest Program Order (PO) value. A PO may include a unique number of an instruction. Such an instruction may be a single
30 instruction within a thread represented by multiple strands. A PO may be used in ordering instructions to ensure correct execution semantics of code. A PO may be

reconstructed by mechanisms such as evaluating increments to PO encoded in the instruction rather than an absolute value. Such a reconstructed PO may be known as an “RPO.” Although a PO may be referenced herein, such a PO may be used interchangeably with an RPO. A strand may include a sequence of instructions that are data dependent upon each other. The strand may be arranged by a binary translator at compilation time. Hardware executing a strand may execute the instructions of a given strand in order according to the PO of the various instructions. A thread may include multiple strands such that instructions of different strands may depend upon each other. A PO of a given strand may be the PO of the oldest instruction in the strand which has not yet been dispatched to execution from an issue stage. Accordingly, given a thread of multiple strands, each strand including instructions ordered by PO, executed instruction pointer 1580 may store the oldest—illustrated by the lowest number—PO in the thread.

[00130] In another embodiment, memory system 1540 may include a retirement pointer 1582. Retirement pointer 1582 may store a value identifying the PO of the last retired instruction. Retirement pointer 1582 may be set by, for example, retirement unit 454. If no instructions have yet been retired, retirement pointer 1582 may include a null value.

[00131] Execution entities 1565 may include any suitable number and kind of mechanisms by which a processor may execute instructions. In the example of FIGURE 15, execution entities 1565 may include ALU/multiplication units (MUL) 1566, ALUs 1567, and floating point units (FPU) 1568. In one embodiment, such entities may make use of information contained within a given address 1569. Execution entities 1565 in combination with stages 1530, 1550, 1555, 1560, 1570 may collectively form an execution unit.

[00132] Unit 1510 may be implemented in any suitable manner. In one embodiment, unit 1510 may perform cache control. In such an embodiment, unit 1510 may thus include a cache 1525. Cache 1525 may be implemented, in a further embodiment, as an L2 unified cache with any suitable size, such as zero, 128k, 256k, 512k, 1M, or 2M bytes of memory. In another, further embodiment, cache 1525 may be implemented in error-correcting code memory. In another embodiment, unit 1510

may perform bus interfacing to other portions of a processor or electronic device. In such an embodiment, unit 1510 may thus include a bus interface unit 1520 for communicating over an interconnect, intraprocessor bus, interprocessor bus, or other communication bus, port, or line. Bus interface unit 1520 may provide interfacing in
5 order to perform, for example, generation of the memory and input/output addresses for the transfer of data between execution entities 1565 and the portions of a system external to instruction architecture 1500.

[00133] To further facilitate its functions, bus interface unit 1520 may include an interrupt control and distribution unit 1511 for generating interrupts and other
10 communications to other portions of a processor or electronic device. In one embodiment, bus interface unit 1520 may include a snoop control unit 1512 that handles cache access and coherency for multiple processing cores. In a further embodiment, to provide such functionality, snoop control unit 1512 may include a cache-to-cache transfer unit 1513 that handles information exchanges between different
15 caches. In another, further embodiment, snoop control unit 1512 may include one or more snoop filters 1514 that monitors the coherency of other caches (not shown) so that a cache controller, such as unit 1510, does not have to perform such monitoring directly. Unit 1510 may include any suitable number of timers 1515 for synchronizing the actions of instruction architecture 1500. Also, unit 1510 may include an AC port
20 1516.

[00134] Memory system 1540 may include any suitable number and kind of mechanisms for storing information for the processing needs of instruction architecture 1500. In one embodiment, memory system 1540 may include a load store unit 1546 for storing information such as buffers written to or read back from memory or registers.
25 In another embodiment, memory system 1540 may include a translation lookaside buffer (TLB) 1545 that provides look-up of address values between physical and virtual addresses. In yet another embodiment, memory system 1540 may include a memory management unit (MMU) 1544 for facilitating access to virtual memory. In still yet another embodiment, memory system 1540 may include a prefetcher 1543 for
30 requesting instructions from memory before such instructions are actually needed to be executed, in order to reduce latency.

[00135] The operation of instruction architecture 1500 to execute an instruction may be performed through different stages. For example, using unit 1510 instruction prefetch stage 1530 may access an instruction through prefetcher 1543. Instructions retrieved may be stored in instruction cache 1532. Prefetch stage 1530 may enable an option 1531 for fast-loop mode, wherein a series of instructions forming a loop that is small enough to fit within a given cache are executed. In one embodiment, such an execution may be performed without needing to access additional instructions from, for example, instruction cache 1532. Determination of what instructions to prefetch may be made by, for example, branch prediction unit 1535, which may access indications of execution in global history 1536, indications of target addresses 1537, or contents of a return stack 1538 to determine which of branches 1557 of code will be executed next. Such branches may be possibly prefetched as a result. Branches 1557 may be produced through other stages of operation as described below. Instruction prefetch stage 1530 may provide instructions as well as any predictions about future instructions to dual instruction decode stage 1550.

[00136] Dual instruction decode stage 1550 may translate a received instruction into microcode-based instructions that may be executed. Dual instruction decode stage 1550 may simultaneously decode two instructions per clock cycle. Furthermore, dual instruction decode stage 1550 may pass its results to register rename stage 1555. In addition, dual instruction decode stage 1550 may determine any resulting branches from its decoding and eventual execution of the microcode. Such results may be input into branches 1557.

[00137] Register rename stage 1555 may translate references to virtual registers or other resources into references to physical registers or resources. Register rename stage 1555 may include indications of such mapping in a register pool 1556. Register rename stage 1555 may alter the instructions as received and send the result to issue stage 1560.

[00138] Issue stage 1560 may issue or dispatch commands to execution entities 1565. Such issuance may be performed in an out-of-order fashion. In one embodiment, multiple instructions may be held at issue stage 1560 before being executed. Issue stage 1560 may include an instruction queue 1561 for holding such

multiple commands. Instructions may be issued by issue stage 1560 to a particular processing entity 1565 based upon any acceptable criteria, such as availability or suitability of resources for execution of a given instruction. In one embodiment, issue stage 1560 may reorder the instructions within instruction queue 1561 such that the first instructions received might not be the first instructions executed. Based upon the ordering of instruction queue 1561, additional branching information may be provided to branches 1557. Issue stage 1560 may pass instructions to executing entities 1565 for execution.

[00139] Upon execution, writeback stage 1570 may write data into registers, queues, or other structures of instruction set architecture 1500 to communicate the completion of a given command. Depending upon the order of instructions arranged in issue stage 1560, the operation of writeback stage 1570 may enable additional instructions to be executed. Performance of instruction set architecture 1500 may be monitored or debugged by trace unit 1575.

[00140] FIGURE 16 is a block diagram of an execution pipeline 1600 for an instruction set architecture of a processor, in accordance with embodiments of the present disclosure. Execution pipeline 1600 may illustrate operation of, for example, instruction architecture 1500 of FIGURE 15.

[00141] Execution pipeline 1600 may include any suitable combination of steps or operations. In 1605, predictions of the branch that is to be executed next may be made. In one embodiment, such predictions may be based upon previous executions of instructions and the results thereof. In 1610, instructions corresponding to the predicted branch of execution may be loaded into an instruction cache. In 1615, one or more such instructions in the instruction cache may be fetched for execution. In 1620, the instructions that have been fetched may be decoded into microcode or more specific machine language. In one embodiment, multiple instructions may be simultaneously decoded. In 1625, references to registers or other resources within the decoded instructions may be reassigned. For example, references to virtual registers may be replaced with references to corresponding physical registers. In 1630, the instructions may be dispatched to queues for execution. In 1640, the instructions may be executed. Such execution may be performed in any suitable manner. In 1650, the

instructions may be issued to a suitable execution entity. The manner in which the instruction is executed may depend upon the specific entity executing the instruction. For example, at 1655, an ALU may perform arithmetic functions. The ALU may utilize a single clock cycle for its operation, as well as two shifters. In one
5 embodiment, two ALUs may be employed, and thus two instructions may be executed at 1655. At 1660, a determination of a resulting branch may be made. A program counter may be used to designate the destination to which the branch will be made. 1660 may be executed within a single clock cycle. At 1665, floating point arithmetic may be performed by one or more FPUs. The floating point operation may require
10 multiple clock cycles to execute, such as two to ten cycles. At 1670, multiplication and division operations may be performed. Such operations may be performed in four clock cycles. At 1675, loading and storing operations to registers or other portions of pipeline 1600 may be performed. The operations may include loading and storing addresses. Such operations may be performed in four clock cycles. At 1680, write-
15 back operations may be performed as required by the resulting operations of 1655-1675.

[00142] FIGURE 17 is a block diagram of an electronic device 1700 for utilizing a processor 1710, in accordance with embodiments of the present disclosure. Electronic device 1700 may include, for example, a notebook, an ultrabook, a
20 computer, a tower server, a rack server, a blade server, a laptop, a desktop, a tablet, a mobile device, a phone, an embedded computer, or any other suitable electronic device.

[00143] Electronic device 1700 may include processor 1710 communicatively coupled to any suitable number or kind of components, peripherals, modules, or
25 devices. Such coupling may be accomplished by any suitable kind of bus or interface, such as I²C bus, system management bus (SMBus), low pin count (LPC) bus, SPI, high definition audio (HDA) bus, Serial Advance Technology Attachment (SATA) bus, USB bus (versions 1, 2, 3), or Universal Asynchronous Receiver/Transmitter (UART) bus.

30 **[00144]** Such components may include, for example, a display 1724, a touch screen 1725, a touch pad 1730, a near field communications (NFC) unit 1745, a sensor hub

1740, a thermal sensor 1746, an express chipset (EC) 1735, a trusted platform module (TPM) 1738, BIOS/firmware/flash memory 1722, a digital signal processor 1760, a drive 1720 such as a solid state disk (SSD) or a hard disk drive (HDD), a wireless local area network (WLAN) unit 1750, a Bluetooth unit 1752, a wireless wide area network (WWAN) unit 1756, a global positioning system (GPS) 1775, a camera 1754 such as a USB 3.0 camera, or a low power double data rate (LPDDR) memory unit 1715 implemented in, for example, the LPDDR3 standard. These components may each be implemented in any suitable manner.

[00145] Furthermore, in various embodiments other components may be communicatively coupled to processor 1710 through the components discussed above. For example, an accelerometer 1741, ambient light sensor (ALS) 1742, compass 1743, and gyroscope 1744 may be communicatively coupled to sensor hub 1740. A thermal sensor 1739, fan 1737, keyboard 1736, and touch pad 1730 may be communicatively coupled to EC 1735. Speakers 1763, headphones 1764, and a microphone 1765 may be communicatively coupled to an audio unit 1762, which may in turn be communicatively coupled to DSP 1760. Audio unit 1762 may include, for example, an audio codec and a class D amplifier. A SIM card 1757 may be communicatively coupled to WWAN unit 1756. Components such as WLAN unit 1750 and Bluetooth unit 1752, as well as WWAN unit 1756 may be implemented in a next generation form factor (NGFF).

[00146] FIGURE 18 illustrates a block diagram of an example system having improved MSI interrupt handling, in accordance with embodiments of the present disclosure. According to some embodiments, a mechanism is provided to allow a device to request a message signaled interrupt (MSI or MSI interrupt) by sending interrupt data, including one or more interrupt vectors, directly to a processor to emulate an MSI interrupt. The interrupt data is not limited to a particular format or size. As a result, an interrupting device may send interrupt data to the processor in a variety of formats. Decoder logic associated with the processor may monitor and detect the MSI interrupt request and to invoke an interrupt controller to issue an MSI interrupt based on the interrupt data. In some embodiments, the interrupt data may include timing information as well as multiple interrupt vectors. The interrupt

controller may utilize the timing information to determine which one of the multiple interrupt vectors should be utilized to service the interrupt request.

[00147] In some embodiments, for each device that is capable of requesting an MSI interrupt, a specific block of memory may be allocated for the device. Such a block of memory may be allocated, for example, from a processor cache such as level 1 (L1) cache, level 2 (L2) cache, or level 3 (L3) cache. Each device may be able to directly access its associated block of memory via a posted write transaction using direct cache or memory access techniques. The size of a memory block associated with a device may vary dependent upon the device configuration.

10 [00148] In some embodiments, when a device requests an MSI interrupt, the device may send and store data (also referred to herein as interrupt data) to the associated memory block via a posted write transaction. Such data may be utilized by the processor servicing the interrupt request. The interrupt data may include one or more interrupt vectors pointing to one or more interrupt service routines (ISRs) associated with the interrupting device.

[00149] In response to the posted write transaction, decoder logic may invoke an interrupt controller to retrieve the interrupt vector from the memory block. The interrupt controller may be implemented by any suitable controller such as, for example, an Advanced Programmable Interrupt Controller (APIC). An MSI interrupt may be directly sent to the processor and the interrupt vector of the MSI interrupt may be intercepted by processor APIC. The decoder logic may assert a signal to the APIC to inform the APIC of a pending MSI interrupt. In some embodiments, the decoder logic may pass the memory block address to the APIC, which may fetch the interrupt vector from the memory block based on the received memory block address.

25 [00150] In some embodiments, the interrupt data to be stored in the memory block may include multiple interrupt vectors. Each interrupt vector may be associated with an interrupt service routine (ISR) or an entry point of an ISR. In response to detection of a posted write transaction to the memory block, the decoder logic may retrieve the interrupt vectors from the memory block. For each of the interrupt vectors, the decoder logic may invoke the interrupt controller to access the interrupt vector from the memory block and invoke a processor or a processor core to execute an ISR associated

30

with the interrupt vector.

[00151] System 1800 may include processor 1801, system clock 1830, and interrupting device 1840. Interrupting device 1840 may be communicatively coupled to processor 1801 via bus 1850 (also referred to as the backbone bus or front side bus (FSB)). Interrupting device 1840 may include any device that may send an emulated MSI interrupt request to processor 1801. For example, interrupting device 1840 may include another processor or any suitable peripheral device such as a mouse, a keyboard, or any other peripheral device described above with reference to FIGURE 17.

10 [00152] Processor 1801 may include one or more instantiations of core 1803. Each instantiation of core 1803 may include decoder 1812 and interrupt controller 1820. Interrupt controller 1820 may be implemented with any suitable interrupt controller, such as an APIC. Core 1803 may also include cache 1808. Further, cache 1808 may include any suitable level of cache, such as level 1 (L1) cache, level 2 (L2) cache, or
15 level 3 (L3) cache. Although cache 1808 is illustrated in FIGURE 18 as being part of core 1803, cache 1808 may also be shared by multiple instantiations of core 1803. Cache 1808 may include multiple lines of cache such as cache lines 1809a through 1809n. Certain cache lines in cache 1808 may be allocated to one or more devices to store interrupt data from those devices. For example, cache line 1809a may be
20 allocated to interrupting device 1840, and other cache lines in cache 1808 may be allocated to other interrupting devices not expressly shown in FIGURE 18.

[00153] In some embodiments, a device may emulate an MSI interrupt by storing interrupt data to its allocated cache line in cache 1808 via a posted write transaction. For example, to assert an MSI interrupt, interrupting device 1840 may store interrupt
25 data to cache line 1809a via a posted write transaction. The interrupt data may include one or more interrupt vectors representing an entry point of an ISR associated with the interrupting device 1840. The interrupt data may also include information such as data buffer addresses, control and status register values and any other information that can be useful for servicing an interrupt. Decoder 1812 may monitor and detect any posted
30 write transaction to the allocated cache lines and may detect any emulated MSI interrupts initiated from interrupting device 1840. In response to the detection of such

posted write transaction, decoder 1812 may instruct interrupt controller 1820 to retrieve one or more interrupt vectors from the allocated cache line 1809a in cache 1808. Interrupt controller 1820 may directly access cache line 1809a allocated to interrupting device 1840 to read the interrupt data from interrupting device 1840. Because interrupt
5 controller 1820 directly obtains the interrupt data from cache 1808 as opposed to obtaining the same data from interrupting device 1840 via one or more input/output (IO) transactions through bus 1850, processor 1801 may save time when servicing the emulated MSI interrupt.

[00154] The allocation of specific cache lines, such as cache lines 1809a through
10 1809n in cache 1808, may prevent interrupt data written to the allocated cache lines from being automatically replaced by a cache line replacement algorithm, such as a least-recently-used (LRU) cache-line-replacement policy. In addition, the allocation of cache lines may also prevent decoder 1812 from erroneously invoking processor 1801 to service an interrupt when a write to the allocated cache line is triggered by an
15 automatic cache line data replacement event instead of an actual emulated MSI interrupt requested via a posted write transaction to the allocated cache line. The allocated cache line may be allocated by marking it unavailable for automatic replacement. As described in further detail below, the cache line may be allocated to a specific device, such as interrupting device 1840, by writing the cache line address into
20 a direct cache access (DCA) register 1841 of that device. In some embodiments, the specifically designated device may be the only device in the system enabled to write to the cache line allocated to that device.

[00155] Interrupting device 1840 may include DCA register 1841. As described above, DCA register 1841 may store the address of the cache line in cache 1808
25 allocated to interrupting device 1840. For example, when cache line 1809a has been allocated to interrupting device 1840, DCA register 1841 of interrupting device 1840 may store the address of cache line 1809a. Accordingly, interrupting device 1840 may emulate an MSI interrupt via a posted write transaction to cache line 1809a within processor 1801.

30 **[00156]** Interrupting device 1840 may also include maximum delay register 1842. During configuration of one or more components of system 1800, device configuration

firmware may write maximum allowable delay information for interrupting device 1840 to maximum delay register 1842. The maximum allowable delay information may be a time value defined in any suitable manner. For example, the maximum allowable delay may be user defined or defined by drivers associated with interrupting device 1840.

[00157] Further, interrupting device 1840 may be communicatively coupled to system clock 1830. Interrupting device 1840 may generate a timestamp based on system clock 1830 each time interrupting device 1840 sends an emulated MSI interrupt to processor 1801. As described in further detail below with reference to FIGURE 19, to emulate an MSI interrupt request, interrupting device 1840 may send interrupt data, including the timestamp, the maximum allowable delay value, and one or more interrupt vectors, to processor 1801. As also described in further detail below with reference back to FIGURE 18, interrupt controller 1820 may utilize the timing information to determine how to handle the MSI interrupt request.

[00158] FIGURE 19 is a block diagram of interrupt data for an emulated MSI interrupt, in accordance with embodiments of the present disclosure. Interrupt data 1900 may represent the interrupt data sent from interrupting device 1840 to processor 1801 and stored in cache line 1809a via a posted write transaction as depicted in FIGURE 18.

[00159] Interrupt data 1900 may include one or more interrupt vectors, such as interrupt vector 1902 and interrupt vector 1904. In some embodiments, interrupt vector 1902 may be a primary interrupt vector and interrupt vector 1904 may be a secondary interrupt vector. Interrupt data 1900 may also include maximum allowable delay value 1906. Maximum allowable delay value 1906 may be based on the information stored within maximum delay register 1842 of interrupting device 1840 in FIGURE 18. Further, interrupt data 1900 may include timestamp 1908. Timestamp 1908 may be generated by interrupting device 1840 based on system clock 1830, and may represent the time that an emulated MSI interrupt is sent from interrupting device 1840 to processor 1801. As described in further detail below with reference back to FIGURE 18, interrupt controller 1820 may utilize maximum allowable delay value 1906 and timestamp 1908 to determine how to handle one or both of interrupt vectors 1902 and

1904.

[00160] In some embodiments, data fields inside interrupt data 1900 may be interchangeable, for example the maximum allowable delay 1906 and the time stamp 1908 data field may precede the interrupt vectors 1902 and 1904 data fields in interrupt data 1900.

[00161] Referring back to FIGURE 18, interrupt controller 1820 may examine the interrupt data stored in cache 1808 before servicing the MSI interrupt request. For example, as described above, interrupting device 1840 may request an MSI interrupt by writing interrupt data, including a timestamp, a maximum allowable delay value, and one or more interrupt vectors to cache line 1809a via a posted write transaction. Decoder 1812 may monitor and detect any posted write transaction to the allocated cache lines and may detect the emulated MSI interrupt. In response, decoder 1812 may instruct interrupt controller 1820 to access cache line 1809a. Interrupt controller 1820 may then read the maximum allowable delay value from cache line 1809a. In some embodiments, interrupt controller 1820 may assign a priority to the MSI interrupt based on the maximum allowable delay value. For example, a higher priority may be granted to an MSI interrupt with a 50 millisecond maximum allowable delay as compared to an MSI interrupt with a 100 millisecond maximum allowable delay. Interrupt controller 1820 may subsequently queue the emulated MSI interrupt in an interrupt queue based on the determined priority.

[00162] In some embodiments, interrupt controller 1820 of processor 1801 may determine whether or not to service a requested MSI interrupt based on the timing information in the interrupt data. For example, delay comparison circuit 1821 in interrupt controller 1820 may read the timestamp and the maximum allowable delay value from cache line 1809a. Delay comparison circuit 1821 may compare the timestamp to a time signal from system clock 1830 to determine the amount of time that has lapsed since the time that interrupting device 1840 sent the emulated MSI interrupt to processor 1801. Delay comparison circuit 1821 may then compare the time lapse to the maximum allowable delay and determine whether the time lapse is within the maximum allowable delay.

[00163] If the time lapse is within the maximum allowable delay, interrupt controller

1820 may read interrupt vector 1902 from cache line 1809a. As described above, interrupt vector 1902 may be a primary interrupt vector. Accordingly, based on interrupt vector 1902, interrupt controller 1820 may invoke primary interrupt handler 1822 to run a primary ISR.

- 5 **[00164]** If the time lapse is not within the maximum allowable delay, interrupt controller 1820 may perform alternative steps. For example, if the time lapse is not within the maximum allowable delay, interrupt controller 1820 may ignore the requested MSI interrupt and inform interrupting device 1840 that the emulated MSI interrupt request was not serviced. As another example, if the time lapse is not within
10 the maximum allowable delay, interrupt controller 1820 may read interrupt vector 1904 from cache line 1809a. As described above, interrupt vector 1904 may be a secondary interrupt vector. Accordingly, based on interrupt vector 1904, interrupt controller 1820 may invoke secondary interrupt handler 1823 to run a secondary ISR.

- [00165]** The secondary ISR may include one or more actions that may account for
15 the time lapse being greater than the maximum allowable delay for interrupting device 1840. For example, secondary interrupt handler 1823 may handle the interrupt request in a similar manner that primary interrupt handler 1822 would handle the request, but also account for the potential that some of the device data related to the interrupt request may be obsolete. For example, if the obsolete device data relates to real-time
20 measurements performed by the interrupting device, secondary interrupt handler 1823 may discard the obsolete device data and request the interrupting device to repeat the measurement and send a new interrupt request.

- [00166]** Secondary interrupt handler 1823 may also log performance data related to the delays from when interrupting device 1840 initially requests emulated MSI
25 interrupts to when those interrupts are serviced. Processor 1801 may then utilize the performance data as feedback to optimize the handling of future interrupt requests. For example, secondary interrupt handler 1823 may update a count in performance register 1825 each time secondary interrupt handler 1823 handles an interrupt as a result of the interrupt being delayed beyond its maximum allowable delay. As another example,
30 secondary interrupt handler 1823 may log the maximum interrupt delay value and/or the time lapse value in performance register 1825 for each delayed interrupt request.

Secondary interrupt handler 1823 may also raise a flag indicating that a requested interrupt has been delayed. The flag may be sent to the operating system or another process being run on processor 1801. Processor 1801 may utilize performance information (such as the information in performance register 1825 or flags indicating delayed interrupt requests) to adjust processor performance or system resources for handling future interrupt requests. For example, the processor frequency and/or performance may be increased to provide additional processing capability for servicing interrupts. The quality of service (QOS) parameters may also be adjusted for certain devices. For example, the priority for interrupting devices with longer maximum allowable delays may be reduced and/or the priority for interrupting devices with shorter maximum allowable delays may be increased. Further, processor 1801 may adjust the bus arbitration priority of various interrupting devices. For example, an interrupting device with maximum allowable delay of 50 ms may be granted a higher priority on bus 1850 than an interrupting device with a maximum allowable delay of 100 ms.

[00167] In addition, processor 1801 may inform interrupting device 1840 of any actions taken by processor 1801 in response to the handling of a delayed interrupt request by secondary interrupt handler 1823. Interrupting device 1840 may then adjust its own operating parameters, which may optimize the ability of processor 1801 to handle interrupt requests from interrupting device 1840. For example, interrupting device 1840 may adjust its operating frequency either up or down. As another example, performance of non-timing-critical devices may be reduced to free up processing resources for other timing-critical devices. Further, interrupting device 1840 may increase the number of interrupt requests that it may buffer at a given time. In addition, interrupting device 1840 may combine multiple interrupt requests into a single interrupt request, which may reduce the amount of processing resources required of processor 1801 to handle the interrupt requests. As another example, interrupting device 1840 may reconfigure itself to distribute its interrupt requests to different instantiations of core 1803 or different instantiations of processor 1801. As such, the processing load required to service the MSI interrupt requested by interrupting device 1840 may be divided amongst different processors and/or processor cores.

[00168] FIGURE 20 is a flowchart of an example embodiment of a method for handling an emulated MSI interrupt, in accordance with embodiments of the present disclosure. Method 2000 may illustrate operations performed, for example, by processor 1801 and/or interrupt controller 1820. Method 2000 may be performed for each core of a processor. In one embodiment, method 2000 may begin at step 2010.

[00169] At step 2010, interrupt data may be received. For example, processor 1801 may receive interrupt data from interrupting device 1840. In some embodiments, interrupting device 1840 may emulate an MSI interrupt request by writing the interrupt data to a block of memory within processor 1801 allocated to interrupting device 1840. For example, interrupting device 1840 may store interrupt data to cache line 1809a via a posted write transaction. The interrupt data may include a timestamp, a maximum allowable delay value, and one or more interrupt vectors. The timestamp may represent the time that the MSI interrupt was sent from interrupting device 1840 to processor 1801. The maximum allowable delay value may represent the maximum allowable delay—from the time that an interrupt is requested to the time that the interrupt is serviced—for the requested interrupt to be serviced according to a primary interrupt service routine.

[00170] At step 2020, the maximum allowable delay value may be read. And at step 2030, the timestamp may be read. For example, decoder 1812 may monitor and detect any posted write transaction to the cache line allocated to interrupting device 1840, and thus may detect any emulated MSI interrupts initiated from interrupting device 1840. In response to detecting an emulated MSI interrupt request, decoder 1812 may instruct interrupt controller 1820 to access cache line 1809a. Interrupt controller 1820 may then read the interrupt data that was received by processor 1801 from interrupting device 1840 during step 2010. The interrupt data may include both the maximum allowable delay value and the timestamp.

[00171] At step 2040, the timestamp may be compared to a clock signal to determine a time lapse. For example, delay comparison circuit 1821 may compare the timestamp to a time signal from system clock 1830 to determine the amount of time that has lapsed since the time that interrupting device 1840 sent the emulated MSI interrupt to processor 1801.

[00172] At step 2050, a time lapse may be compared to the maximum allowable delay. For example, the delay comparison circuit 1821 may compare the time lapse determined in step 2040 to the maximum allowable delay value read during step 2020.

[00173] Based on comparison made in step 2050, it may be determined at step 5 2060 whether to invoke an interrupt handler. For example, if the time lapse is not within the maximum allowable delay, interrupt controller 1820 may ignore the requested MSI interrupt, inform interrupting device 1840 that the requested MSI interrupt was not serviced, and proceed to step 2090 to end method 2000. Alternatively, method 2000 may proceed to step 2070 if the time lapse is within the 10 maximum allowable delay, or proceed to step 2080, if the time lapse is not within the maximum allowable delay.

[00174] At step 2070, a primary interrupt handler may be invoked. Interrupt controller 1820 may read interrupt vector 1902 from cache line 1809a. Based on interrupt vector 1902, interrupt controller 1820 may invoke primary interrupt handler 15 1822 to run a primary ISR.

[00175] At step 2080, a secondary interrupt handler may be invoked. Interrupt controller 1820 may read interrupt vector 1904 from cache line 1809a. Based on interrupt vector 1904, interrupt controller 1820 may invoke secondary interrupt handler 1823 to run a secondary ISR.

20 [00176] After step 2070 or step 2080, method 2000 may proceed to step 2090 to end method 2000.

[00177] Method 2000 may be initiated by any suitable criteria. Furthermore, although method 2000 describes an operation of particular elements, method 2000 may be performed by any suitable combination or type of elements. For example, method 25 2000 may be implemented by the elements illustrated in FIGURES 1-19 or any other system operable to implement method 2000. As such, the preferred initialization point for method 2000 and the order of the elements comprising method 2000 may depend on the implementation chosen. In some embodiments, some elements may be optionally omitted, reorganized, repeated, or combined. Furthermore, various portions of method 30 2000 may be performed fully or in part in parallel with each other.

[00178] Embodiments of the mechanisms disclosed herein may be implemented in hardware, software, firmware, or a combination of such implementation approaches. Embodiments of the disclosure may be implemented as computer programs or program code executing on programmable systems comprising at least one processor, a storage
5 system (including volatile and non-volatile memory and/or storage elements), at least one input device, and at least one output device.

[00179] Program code may be applied to input instructions to perform the functions described herein and generate output information. The output information may be applied to one or more output devices, in known fashion. For purposes of this
10 application, a processing system may include any system that has a processor, such as, for example; a digital signal processor (DSP), a microcontroller, an application specific integrated circuit (ASIC), or a microprocessor.

[00180] The program code may be implemented in a high level procedural or object oriented programming language to communicate with a processing system. The
15 program code may also be implemented in assembly or machine language, if desired. In fact, the mechanisms described herein are not limited in scope to any particular programming language. In any case, the language may be a compiled or interpreted language.

[00181] One or more aspects of at least one embodiment may be implemented by
20 representative instructions stored on a machine-readable medium which represents various logic within the processor, which when read by a machine causes the machine to fabricate logic to perform the techniques described herein. Such representations, known as “IP cores” may be stored on a tangible, machine-readable medium and supplied to various customers or manufacturing facilities to load into the fabrication
25 machines that actually make the logic or processor.

[00182] Such machine-readable storage media may include, without limitation, non-transitory, tangible arrangements of articles manufactured or formed by a machine or device, including semiconductor devices such as read-only memories (ROMs), random access memories (RAMs) such as dynamic random access memories (DRAMs), static
30 random access memories (SRAMs), erasable programmable read-only memories (EPROMs), flash memories, electrically erasable programmable read-only memories

(EEPROMs), magnetic or optical cards, or any other type of media suitable for storing electronic instructions.

[00183] Accordingly, embodiments of the disclosure may also include non-transitory, tangible machine-readable media containing instructions or containing
5 design data, such as Hardware Description Language (HDL), which defines structures, circuits, apparatuses, processors and/or system features described herein. Such embodiments may also be referred to as program products.

[00184] In some cases, an instruction converter may be used to convert an instruction from a source instruction set to a target instruction set. For example, the
10 instruction converter may translate (e.g., using static binary translation, dynamic binary translation including dynamic compilation), morph, emulate, or otherwise convert an instruction to one or more other instructions to be processed by the core. The instruction converter may be implemented in software, hardware, firmware, or a combination thereof. The instruction converter may be on processor, off processor, or
15 part-on and part-off processor.

[00185] Thus, techniques for performing one or more instructions according to at least one embodiment are disclosed. While certain exemplary embodiments have been described and shown in the accompanying drawings, it is to be understood that such embodiments are merely illustrative of and not restrictive on other embodiments, and
20 that such embodiments not be limited to the specific constructions and arrangements shown and described, since various other modifications may occur to those ordinarily skilled in the art upon studying this disclosure. In an area of technology such as this, where growth is fast and further advancements are not easily foreseen, the disclosed embodiments may be readily modifiable in arrangement and detail as facilitated by
25 enabling technological advancements without departing from the principles of the present disclosure or the scope of the accompanying claims.

[00186] In some embodiments, a processor may include a core and an interrupt controller. The interrupt controller may include logic to read interrupt data from a memory, the interrupt data including a timestamp, an allowable delay value, and at
30 least one interrupt vector. The interrupt controller may also include a delay-comparison circuit to determine a time lapse based on the timestamp and a system

clock signal and to compare the time lapse to the allowable delay value. The interrupt controller may also include logic to determine whether to invoke an interrupt handler based on the comparison of the time lapse to the allowable delay value. In combination with any of the above embodiments, the interrupt data may include a primary interrupt

5 vector and a secondary interrupt vector. In combination with any of the above embodiments, the interrupt controller may further include logic to invoke a primary interrupt handler associated with the primary interrupt vector based on the time lapse being less than the allowable delay value. In combination with any of the above

10 embodiments, the interrupt controller may further include logic to invoke a secondary interrupt handler associated with the secondary interrupt vector based on the time lapse being greater than the allowable delay value. In combination with any of the above embodiments, the processor may further include logic to update a performance register each time the secondary interrupt handler is invoked. In combination with any of the

15 above embodiments, the processor may further include logic to log at least one of the allowable delay value and the time lapse in a performance register each time the secondary interrupt handler is invoked. In combination with any of the above

20 [00187] In some embodiments, a processor may include a core and a cache allocated to receive interrupt data including a timestamp, an allowable delay value, and at least one interrupt vector. The processor may also include a decoder to detect the receipt of the interrupt data in the cache, and an interrupt controller. The interrupt controller may include logic to read the interrupt data from the cache upon detection by the decoder of

25 the receipt of the interrupt data, a delay-comparison circuit to determine a time lapse based on the timestamp and a system clock signal and to compare the time lapse to the allowable delay value, and logic to determine whether to invoke an interrupt handler based on the comparison of the time lapse to the allowable delay value. In combination with any of the above embodiments, the interrupt data may include a primary interrupt

30 vector and a secondary interrupt vector. In combination with any of the above embodiments, the interrupt controller may further include logic to invoke a primary

interrupt handler associated with the primary interrupt vector based on the time lapse being less than the allowable delay value. In combination with any of the above embodiments, the interrupt controller may further include logic to invoke a secondary interrupt handler associated with the secondary interrupt vector based on the time lapse being greater than the allowable delay value. In combination with any of the above embodiments, the processor may further include logic to update a performance register each time the secondary interrupt handler is invoked. In combination with any of the above embodiments, the processor may further include logic to log at least one of the allowable delay value and the time lapse in a performance register each time the secondary interrupt handler is invoked. In combination with any of the above embodiments, the processor may further include logic to send a signal, to a device from which the interrupt data was received, indicating that the time lapse was greater than the allowable delay value.

[00188] In some embodiments, a method may include receiving interrupt data including a timestamp, an allowable delay value, and at least one interrupt vector, reading the allowable delay value, reading the timestamp, comparing the timestamp to a clock signal to determine a time lapse, comparing the time lapse to the allowable delay value, and determining whether to invoke an interrupt handler based on the comparison of the time lapse to the allowable delay value. In combination with any of the above embodiments, the interrupt data may include a primary interrupt vector and a secondary interrupt vector. In combination with any of the above embodiments, the method may further include receiving a primary interrupt vector and a secondary interrupt vector within the interrupt data. In combination with any of the above embodiments, the method may further include invoking a primary interrupt handler associated with the primary interrupt vector based on the time lapse being less than the allowable delay value. In combination with any of the above embodiments, the method may further include invoking a secondary interrupt handler associated with the secondary interrupt vector based on the time lapse being greater than the allowable delay value. In combination with any of the above embodiments, the method may further include updating a performance register each time the secondary interrupt handler is invoked. In combination with any of the above embodiments, the method

may further include logging the allowable delay value in a performance register each time the secondary interrupt handler is invoked. In combination with any of the above embodiments, the method may further include sending a signal, to a device from which the interrupt data was received, indicating that the time lapse was greater than the allowable delay value.

[00189] In some embodiments, a system may include means for receiving interrupt data including a timestamp, an allowable delay value, and at least one interrupt vector, means for reading the allowable delay value, means for reading the timestamp, means for comparing the timestamp to a clock signal to determine a time lapse, means for comparing the time lapse to the allowable delay value, and means for determining whether to invoke an interrupt handler based on the comparison of the time lapse to the allowable delay value. In combination with any of the above embodiments, the interrupt data may include a primary interrupt vector and a secondary interrupt vector. In combination with any of the above embodiments, the system may further include means for receiving a primary interrupt vector and a secondary interrupt vector within the interrupt data. In combination with any of the above embodiments, the system may further include means for invoking a primary interrupt handler associated with the primary interrupt vector based on the time lapse being less than the allowable delay value. In combination with any of the above embodiments, the system may further include means for invoking a secondary interrupt handler associated with the secondary interrupt vector based on the time lapse being greater than the allowable delay value. In combination with any of the above embodiments, the system may further include means for updating a performance register each time the secondary interrupt handler is invoked. In combination with any of the above embodiments, the system may further include means for logging at least one of the allowable delay value and the time lapse in a performance register each time the secondary interrupt handler is invoked. In combination with any of the above embodiments, the system may further include means for sending a signal, to a device from which the interrupt data was received, indicating that the time lapse was greater than the allowable delay value.

CLAIMS

What is claimed is:

1. A processor, comprising:
 - 5 a core; and
 - an interrupt controller, including:
 - a first logic to read interrupt data from a memory, the interrupt data including a timestamp, an allowable delay value, and at least one interrupt vector;
 - a delay-comparison circuit to determine a time lapse based on the
 - 10 timestamp and a system clock signal and to compare the time lapse to the allowable delay value; and
 - a second logic to determine whether to invoke an interrupt handler based on the comparison of the time lapse to the allowable delay value.
- 15 2. The processor of Claim 1, wherein the interrupt data includes a primary interrupt vector and a secondary interrupt vector.
3. The processor of Claim 1, wherein:
 - the interrupt data includes a primary interrupt vector and a secondary interrupt
 - 20 vector; and
 - the interrupt controller further includes a third logic to invoke a primary interrupt handler associated with the primary interrupt vector based on the time lapse being less than the allowable delay value.
- 25 4. The processor of Claim 1, wherein:
 - the interrupt data includes a primary interrupt vector and a secondary interrupt vector; and
 - the interrupt controller further includes a third logic to invoke a secondary interrupt handler associated with the secondary interrupt vector based on the time
 - 30 lapse being greater than the allowable delay value.

5. The processor of Claim 1, wherein:

the interrupt data includes a primary interrupt vector and a secondary interrupt vector;

the interrupt controller further includes a third logic to invoke a secondary interrupt handler associated with the secondary interrupt vector based on the time lapse being greater than the allowable delay value; and

the processor further comprises a fourth logic to update a performance register each time the secondary interrupt handler is invoked.

10 6. The processor of Claim 1, wherein:

the interrupt data includes a primary interrupt vector and a secondary interrupt vector;

the interrupt controller further includes a third logic to invoke a secondary interrupt handler associated with the secondary interrupt vector based on the time lapse being greater than the allowable delay value; and

the processor further comprises a fourth logic to log at least one of the allowable delay value and the time lapse in a performance register each time the secondary interrupt handler is invoked.

20 7. The processor of Claim 1, wherein:

the interrupt data includes a primary interrupt vector and a secondary interrupt vector;

the interrupt controller further includes a third logic to invoke a secondary interrupt handler associated with the secondary interrupt vector based on the time lapse being greater than the allowable delay value; and

the processor further comprises a fourth logic to send a signal, to a device from which the interrupt data was received, indicating that the time lapse was greater than the allowable delay value.

8. A processor, comprising:
- a core;
 - a cache allocated to receive interrupt data including a timestamp, an allowable delay value, and at least one interrupt vector;
 - 5 a decoder to detect the receipt of the interrupt data in the cache; and
 - an interrupt controller, including:
 - a first logic to read the interrupt data from the cache upon detection by the decoder of the receipt of the interrupt data;
 - a delay-comparison circuit to determine a time lapse based on the
 - 10 timestamp and a system clock signal and to compare the time lapse to the allowable delay value; and
 - a second logic to determine whether to invoke an interrupt handler based on the comparison of the time lapse to the allowable delay value.
- 15 9. The processor of Claim 8, wherein the interrupt data includes a primary interrupt vector and a secondary interrupt vector.
10. The processor of Claim 8, wherein:
- the interrupt data includes a primary interrupt vector and a secondary interrupt
 - 20 vector; and
 - the interrupt controller further comprises a third logic to invoke a primary interrupt handler associated with the primary interrupt vector based on the time lapse being less than the allowable delay value.
- 25 11. The processor of Claim 8, wherein:
- the interrupt data includes a primary interrupt vector and a secondary interrupt
 - vector; and
 - the interrupt controller further comprises a third logic to invoke a secondary
 - 30 interrupt handler associated with the secondary interrupt vector based on the time lapse being greater than the allowable delay value.

12. The processor of Claim 8, wherein:
the interrupt data includes a primary interrupt vector and a secondary interrupt vector;
the interrupt controller further comprises a third logic to invoke a secondary
5 interrupt handler associated with the secondary interrupt vector based on the time lapse being greater than the allowable delay value; and
the processor further comprises a fourth logic to update a performance register each time the secondary interrupt handler is invoked.

10 13. The processor of Claim 8, wherein:
the interrupt data includes a primary interrupt vector and a secondary interrupt vector;
the interrupt controller further includes a third logic to invoke a secondary interrupt handler associated with the secondary interrupt vector based on the time
15 lapse being greater than the allowable delay value; and
the processor further comprises a fourth logic to log at least one of the allowable delay value and the time lapse in a performance register each time the secondary interrupt handler is invoked.

20 14. The processor of Claim 8, wherein:
the interrupt data includes a primary interrupt vector and a secondary interrupt vector; and
the interrupt controller further comprises a third logic to invoke a secondary interrupt handler associated with the secondary interrupt vector based on the time
25 lapse being greater than the allowable delay value; and
the processor further comprises a fourth logic to send a signal, to a device from which the interrupt data was received, indicating that the time lapse was greater than the allowable delay value.

15. A method comprising, within a processor:
receiving interrupt data including a timestamp, an allowable delay value, and
at least one interrupt vector;
reading the allowable delay value;
5 reading the timestamp;
comparing the timestamp to a clock signal to determine a time lapse;
comparing the time lapse to the allowable delay value; and
determining whether to invoke an interrupt handler based on the comparison
of the time lapse to the allowable delay value.
- 10 16. The method of Claim 15, wherein the interrupt data includes a primary
interrupt vector and a secondary interrupt vector.
- 15 17. The method of Claim 15, further comprising:
receiving a primary interrupt vector and a secondary interrupt vector within
the interrupt data;
invoking a primary interrupt handler associated with the primary interrupt
vector based on the time lapse being less than the allowable delay value.
- 20 18. The method of Claim 15, further comprising:
receiving a primary interrupt vector and a secondary interrupt vector within
the interrupt data; and
invoking a secondary interrupt handler associated with the secondary interrupt
vector based on the time lapse being greater than the allowable delay value.
- 25 19. The method of Claim 15, further comprising:
receiving a primary interrupt vector and a secondary interrupt vector within
the interrupt data; and
invoking a secondary interrupt handler associated with the secondary interrupt
30 vector based on the time lapse being greater than the allowable delay value; and

updating a performance register each time the secondary interrupt handler is invoked.

20. The method of Claim 15, further comprising:

5 receiving a primary interrupt vector and a secondary interrupt vector within the interrupt data;

invoking a secondary interrupt handler associated with the secondary interrupt vector based on the time lapse being greater than the allowable delay value; and

10 logging at least one of the allowable delay value and the time lapse in a performance register each time the secondary interrupt handler is invoked.


21. The method of Claim 15, further comprising:

receiving a primary interrupt vector and a secondary interrupt vector within the interrupt data;

15 invoking a secondary interrupt handler associated with the secondary interrupt vector based on the time lapse being greater than the allowable delay value; and

sending a signal, to a device from which the interrupt data was received, indicating that the time lapse was greater than the allowable delay value.

20 22. A system, comprising means for performing any of the methods of Claims 15-21.



2/26




FIG. 1B




FIG. 1C




FIG. 2




FIG. 3A






FIG. 3B

7/26


UNSIGNED PACKED BYTE REPRESENTATION 344




SIGNED PACKED BYTE REPRESENTATION 345




UNSIGNED PACKED WORD REPRESENTATION 346



SIGNED PACKED WORD REPRESENTATION 347



UNSIGNED PACKED DOUBLEWORD REPRESENTATION 348



SIGNED PACKED DOUBLEWORD REPRESENTATION 349

FIG. 3C




FIG. 3D




FIG. 3E




FIG. 3F




FIG. 4A

10/26




FIG. 4B

11/26




FIG. 5A




FIG. 5B

13/26




FIG. 6

14/26




FIG. 7




FIG. 8

16/26




FIG. 9

17/26




FIG. 10

18/26




FIG. 11




FIG. 12





FIG. 13



21/26




FIG. 15




FIG. 16

23/26




FIG. 17

24/26





FIG. 18

25/26

**FIG. 19**

26/26




FIG. 20

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US2016/062696**A. CLASSIFICATION OF SUBJECT MATTER****G06F 9/32(2006.01)i**

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

G06F 9/32; G06F 11/07; G06F 9/00; G06F 13/24; G06F 13/28; G06F 11/00

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean utility models and applications for utility models

Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKOMPASS(KIPO internal) & keywords: interrupt, timestamp, interrupt vector, clock, delay-comparison, MSI (message signaled interrupt)**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 5944840 A (PAUL D. LEVER) 31 August 1999 See column 7, line 34 - column 8, line 31; claims 1-26; and figures 4-5.	1-22
Y	US 2013-0275639 A1 (YEN HSIANG CHEW) 17 October 2013 See paragraphs [0022]-[0039]; claim 1; and figures 1-4.	1-22
A	US 2005-0010707 A1 (HEDLEY JAMES FRANCIS) 13 January 2005 See paragraphs [0044]-[0066]; claims 1-8; and figures 2A-3.	1-22
A	US 2012-0089861 A1 (CHARLES S. CARDINELL et al.) 12 April 2012 See paragraphs [0054]-[0071]; claims 1-4; and figures 4-6.	1-22
A	US 2002-0069233 A1 (STEFAN KLEMENS MULLER et al.) 06 June 2002 See paragraphs [0027]-[0030]; claims 1-10; and figures 1-3.	1-22



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

16 February 2017 (16.02.2017)

Date of mailing of the international search report

17 February 2017 (17.02.2017)

Name and mailing address of the ISA/KR

International Application Division

Korean Intellectual Property Office

189 Cheongsa-ro, Seo-gu, Daejeon, 35208, Republic of Korea



Facsimile No. +82-42-481-8578

Authorized officer

Lee, Eun Kyu

Telephone No. +82-42-481-3580



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2016/062696

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 05944840 A	31/08/1999	None	
US 2013-0275639 A1	17/10/2013	TW 201331754 A TW I516944 B US 9384154 B2 WO 2013-066335 A1	01/08/2013 11/01/2016 05/07/2016 10/05/2013
US 2005-0010707 A1	13/01/2005	GB 0315854 D0 GB 2403822 A GB 2403822 B JP 2005-032223 A JP 4456404 B2 US 8010726 B2	13/08/2003 12/01/2005 10/05/2006 03/02/2005 28/04/2010 30/08/2011
US 2012-0089861 A1	12/04/2012	US 8850262 B2	30/09/2014
US 2002-0069233 A1	06/06/2002	DE 10039277 A1 EP 1182549 A2 EP 1182549 A3 US 6934783 B2	21/02/2002 27/02/2002 02/11/2006 23/08/2005