METHOD OF FABRICATING A PRECISION BURIED RESISTOR

Inventors: Anil K. Chinthakindi, Poughkeepsie, NY (US); Douglas D. Coolbaugh, Essex Junction, VT (US); Keith E. Downes, Stowe, VT (US); Ebenezer E. Eshun, Newburgh, NY (US); John E. Florkcy, Centerville, OH (US); Heidi L. Greer, Essex Junction, VT (US); Robert M. Rassel, Colchester, VT (US); Anthony K. Stamper, Williston, VT (US); Kunal Vaed, Poughkeepsie, NY (US)

Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATION, Armonk, NY (US)

Filed: Jan. 13, 2011

Related U.S. Application Data
Division of application No. 11/276,282, filed on Feb. 22, 2006, now Pat. No. 7,910,450.

Publication Classification
Int. Cl. H01L 27/12 (2006.01)
U.S. Cl. ........................................ 257/350; 257/E27.112

ABSTRACT
The present invention provides a semiconductor structure including a buried resistor with improved control, in which the resistor is fabricated in a region of a semiconductor substrate beneath a well region that is also present in the substrate. In accordance with the present invention, the inventive structure includes a semiconductor substrate containing at least a well region; and a buried resistor located in a region of the semiconductor substrate that is beneath said well region. The present invention also provides a method of fabricating such a structure in which a deep ion implantation process is used to form the buried resistor and a shallower ion implantation process is used in forming the well region.
FIG. 2C

FIG. 2D
FIG. 4D

FIG. 4E
METHOD OF FABRICATING A PRECISION BURIED RESISTOR

RELATED APPLICATIONS

This application is a divisional of U.S. patent application Ser. No. 11/276,282, filed Feb. 22, 2006 the entire content and disclosure of which is incorporated herein by reference.

FIELD OF THE INVENTION

The present invention relates to semiconductor device fabrication, and more particularly to a method of fabricating a precision buried resistor with improved sheet resistance control. The present invention is also related to a semiconductor structure in which the precision buried resistor is present in a region of a semiconductor substrate that is located beneath a well region, which is also present in the semiconductor substrate.

BACKGROUND OF THE INVENTION

Buried resistor is a standard element in bi-complementary metal oxide semiconductor (bICMOS) technologies. A typical buried resistor consists, for example, of an n+ doped region in a p-type substrate (or p-well) or a p+ doped region in an n-type substrate (or n-well).

Another type of resistor used in certain integrated circuit (IC) technologies is polysilicon on a thick oxide structure that provides lower capacitance to the substrate. These resistors, which are sometimes referred to as polySi resistors, can also be built over an n-well or p-well, for example. However, polySi resistors are not generally compatible with CMOS technologies which do not offer a blocked silicidation process feature. Furthermore, buried resistors have a much greater heat dissipation capability and are less expensive to manufacture, thus generally more desirable for many applications.

Although buried resistors are widely used in bi-CMOS circuit designs, such resistors typically carry low currents (on the order of about 1 mA/μm or less) which greatly limits their use.

Moreover, prior art buried resistors have a sheet resistance tolerance that is greater than 10% and, as such, no precision buried resistor design is presently available.

In view of the above drawbacks with prior art buried resistors, there is a need for providing a buried resistor that is capable of carrying high currents (on the order of about 1 mA/μm or greater) and which has a sheet resistance tolerance of less than 10%. That is, a precision buried resistor is needed that has an improved sheet resistance control.

SUMMARY OF THE INVENTION

The present invention relates to a semiconductor structure having a buried resistor with improved control, in which the resistor is located in a region of a semiconductor substrate beneath a well region that is also present in the substrate. By “improved control” it is meant that the buried resistor of the present invention has a sheet resistance tolerance of less than 10%.

In general terms, the present invention provides a semiconductor structure which comprises:

- a buried resistor located in a region of a semiconductor substrate that is beneath said well region, said buried resistor has a sheet resistance tolerance of less than 10%.
- In accordance with one embodiment of the present invention, a buried resistor of a first conductivity type can be disposed into a substrate of a second, opposite conductivity type. In another embodiment of the present invention, a buried resistor of a first conductivity type is disposed in a substrate of the same first conductivity type. That is, the present invention contemplates embodiments wherein the buried resistor can be fabricated to have the same or different polarity as that of the substrate. In either of the two embodiments mentioned above, the semiconductor substrate can be a bulk substrate, with or without an epitaxial overlay, or a semiconductor-on-insulator (SOI) substrate.
- The present invention contemplates embodiments where the well region contacts at least one portion of the buried resistor. In a highly preferred embodiment of the present invention, well regions of similar conductivity type are positioned and are in contact with end portions of the buried resistor. The present invention also contemplates an embodiment in which the opposite polarity well region is located across an entire length of the buried resistor. In yet other embodiments, the well region is positioned within a top semiconductor layer of an SOI substrate and the buried resistor is positioned within a bottom semiconductor layer of the SOI substrate. In such an embodiment, the well region is isolated from the buried resistor by the buried insulating layer of the SOI substrate.
- In some embodiments of the present invention and where the buried resistor has a high dopant concentration (on the order of about 10^{20} atoms/cm^2), the buried resistor can be used as a bottom electrode plate of a metal-insulator-metal (MIM) capacitor. In such an embodiment, an MIM capacitor dielectric is located on an upper surface of the substrate including the buried resistor and the upper electrode plate is located on an upper surface of the MIM capacitor dielectric. In such a semiconductor structure, the well region is located in a semiconductor layer that overlays the MIM capacitor.
- The semiconductor structure of the present invention can be integrated with various types of semiconductor devices including, for example, a field effect transistor, a bipolar transistor, or a combination thereof.
- In addition to the semiconductor structure mentioned above, the present invention also relates to a method of fabricating the same. In general terms, the method of the present invention comprises:
  - forming a buried resistor beneath a surface of a semiconductor substrate; and
  - forming a well region in said semiconductor substrate above said buried resistor, wherein said buried resistor has a sheet resistance tolerance of less than 10%.
- In accordance with one embodiment of the present invention, a buried resistor of a first conductivity type can be disposed into a substrate of a second, opposite conductivity type. In another embodiment of the present invention, a buried resistor of a first conductivity type is disposed in a substrate of the same first conductivity type. In either of the two embodiments mentioned above, the semiconductor substrate can be a bulk substrate, with or without an epitaxial overlay, or a semiconductor-on-insulator (SOI) substrate. In yet another embodiment, the well region has the same polarity as that of the buried resistor.
It is noted that the term “well region” is used in the present application to denote a localized implanted region in a substrate where a semiconductor device such as a FET or a bipolar transistor can be constructed that is of opposite dopant type than the ‘host’ well. Given this definition, the term ‘well region’ also is intended to include a reach-through/sinker implant region of a bipolar transistor which tends to be used to contact the subcollectors of said device.

**BRIEF DESCRIPTION OF THE DRAWINGS**

**[0021]** FIGS. 1A-1G are pictorial representations (through cross sectional views) illustrating a first embodiment of the present invention for fabricating a precision buried resistor of a first conductivity type in a bulk substrate of the opposite conductivity type.

**[0022]** FIGS. 2A-2D are pictorial representations (through cross sectional views) illustrating a second embodiment of the present invention for fabricating a precision buried resistor in a bulk substrate of the same conductivity type.

**[0023]** FIGS. 3A-3E are pictorial representations (through cross sectional views) illustrating a third embodiment of the present invention for fabricating a precision buried resistor in a bulk substrate of the same conductivity type.

**[0024]** FIGS. 4A-4I are pictorial representations (through cross sectional views) illustrating a fourth embodiment of the present invention for fabricating a precision buried resistor in a semiconductor-on-insulator (SOI) substrate.

**[0025]** FIG. 5 is pictorial representation (through a cross sectional view) illustrating a semiconductor structure including the inventive buried resistor located in the bottom semiconductor layer of a semiconductor-on-insulator (SOI) substrate, a well region located in a top semiconductor layer of the SOI substrate, and a FET located on the upper surface of the top semiconductor layer.

**[0026]** FIG. 6 is a pictorial representation (through a cross sectional view) showing a semiconductor structure including the inventive buried resistor as the bottom plate electrode of a metal-insulator-metal (MIM) capacitor formed from the buried oxide region used in a SOI substrate.

**DETAILED DESCRIPTION OF THE INVENTION**

**[0027]** The present invention, which provides a precision buried resistor having improved control as well as a method of fabricating the same, will now be described in greater detail by referring to the following discussion and drawings that accompany the present application. It is noted that the accompanying drawings are provided for illustrative purposes and, as such, the drawings are not drawn to scale.

**[0028]** As stated above, the present invention provides a precision buried resistor that is an improvement over conventional buried resistors. The improvement of the inventive buried resistor is manifested in one aspect by the inventive resistor’s capability of carrying a higher current than prior art buried resistors. In particular, the inventive buried resistor can carry high currents on the order of about 1 mA-μm or greater. In addition to carrying higher currents than prior art buried resistors, the inventive resistor has a sheet resistance tolerance that is less than 10%. More typically, the inventive buried resistor has a sheet resistance tolerance from about 5 to about 10%. This means the sheet resistance value may vary from 1±0.5 to 10% during normal semiconductor processing of hardware. The sheet resistance tolerance is determined by implementing a statistical analysis on a large population of sheet resistance data and determining the tolerance (delta between the high and low spec limit from a target) required to provide a statistical Cp and Cpk value greater than 1.

**[0029]** In general terms, the present invention provides a semiconductor structure which includes a semiconductor substrate having at least a well region; and a buried resistor located in a region of the semiconductor substrate that is beneath the well region, wherein the buried resistor has a sheet resistance tolerance of less than 10%. In some embodiments, at least one portion of the well region is in contact with the buried resistor. In another embodiment of the present invention, the well region is not in direct contact with the buried resistor and is typically located in a top semiconductor layer of a semiconductor-on-insulator substrate.

**[0030]** The semiconductor structure is foamed by first forming the buried resistor into a region of the substrate by ion implantation and then forming the well region therein. A deep ion implantation, relative to the well implant, is used in forming the buried resistor into the substrate such that it is located beneath the surface of the substrate. A shallower ion implant is then used in forming the well region in a region of the substrate that is above the buried resistor.

**[0031]** The above paragraphs provide a general description of the inventive structure and method, the following description provides more details regarding the inventive structure and various embodiments that can be used in fabricating the same.

**Embodiment I**

Buried p- or n-type Resistor in an n- or p-type Substrate, Respectively

**[0032]** In this embodiment of the present invention, a buried resistor (p- or n-type) is formed into a semiconductor substrate (n- or p-type, e.g., opposite dopant type as that of the buried resistor) that includes a bulk semiconductor material and optionally an epitaxial semiconductor layer located on a surface of the bulk semiconductor material.

**[0033]** The term “semiconductor material or layer” is used throughout the present application to denote a material or layer that has semiconducting properties. Examples of such semiconducting materials or layers include, but are not limited to, Si, SiGe, SiGeC, SiC, Ge alloys, GaAs, InAs, InP and other II/III or III/VI compound semiconductors. Organic semiconductor materials are also contemplated herein. In some embodiments, a semiconductor-on-insulator including a buried insulating layer, such as a crystalline or non-crystalline oxide or nitride, separating a top semiconductor layer from a bottom semiconductor layer can be employed. Typically, the semiconductor material is a Si-containing semiconductor such as, for example, Si or SiGe. The semiconductor material may be strained or unstrained. Additionally, the semiconductor material or layer may have a single crystal orientation or it may contain regions that have different surface crystallographic orientations. The substrate is typically doped either n-type or p-type.

**[0034]** FIGS. 1A-1G are pictorial representations of the various processing steps used in this first embodiment of the present invention. The first embodiment of the present invention begins by forming a patterned ion implantation mask 12 on a surface of an initial semiconductor substrate 10 such that the patterned ion implantation mask 12 includes at least one opening 14 therein. The patterned ion implantation mask 12, which may comprise a conventional photoresist, a hard mask
material such as an oxide, or a combination thereof, is formed by blanket deposition of at least one of the aforementioned mask materials on the surface of the initial substrate. Blanket deposition may be performed by spin-on coating, evaporation, chemical vapor deposition (CVD), plasma enhanced chemical vapor deposition (PECVD), chemical solution deposition or other like deposition processes. The blanket mask material typically has an as-deposited thickness range that is generally thick enough to prevent dopants from being implanted in the substrate. After blanket deposition, a conventional lithographic process is used to pattern the mask material. The conventional lithographic process includes exposing the mask material to a desired pattern of radiation and developing the mask material utilizing a conventional resist developer. In some embodiments in which the mask material includes a stack of a hard mask and a photoresist, an etching step (including a dry etching process, such as reactive-ion etching (RIE), ion beam etching, plasma etching or laser ablation, or a chemical wet etching process) can be used to provide the at least one opening in the patterned ion implantation mask.

Alternatively, a conventional planarization process such as, chemical mechanical polishing (CMP), can be employed. An anneal step, which is performed in an inert ambient such as He or Ar, is then performed to heal any damages that may have occurred in the previous ion implantation process. This anneal may also serve to activate the dopants within the buried resistor. Annealing is performed at a temperature of about 800°C or greater, with a temperature from about 900°C to about 1200°C being more typical. The anneal times vary depending upon the type of implantation process used. The annealing process may include a furnace anneal, a rapid thermal anneal, a laser anneal, a spike anneal or microwave annealing. The resultant structure that is formed after removing the patterned ion implantation mask and annealing is shown, for example, in FIG. 1B.

FIG. 1C shows an optional, but preferred embodiment, in which an epitaxial (e.g., epi) semiconductor layer such as epi Si, is formed on the surface of the initial substrate. It is noted that layers and 20 form a final semiconductor substrate in which both the buried resistor and the well region will be present. In some embodiments, the initial substrate can also function as the final substrate so long as there is sufficient semiconductor material atop the buried resistor for forming the well region. The epitaxial semiconductor layer 20 is formed utilizing a conventional epitaxial process that is well known in the art. The epi layer 20 typically has a thickness from about 100 to about 2000 nm.

FIG. 1D shows the structure of FIG. 1C after forming isolation regions 22 into the final substrate (i.e., layer 10 or layers 10 and 20). In the particular embodiment illustrated, the isolation regions 22 are formed into the previous formed epi layer 20. The isolation regions 22 may comprise trench isolation regions formed by a conventional trench isolation process or local oxidation of silicon regions that are formed by a LOCOS (local oxidation of silicon) process.

After forming the isolation regions 22, a patterned implantation mask 24 including at least one opening is formed on the structure utilizing the processing described above in forming the first patterned mask 12. The resultant structure is shown in FIG. 1E. In FIG. 1E, the second patterned mask 24 includes two openings 26 which are located above and end portions of the underlying buried resistor 18.

FIG. 1F also shows the formation of a well region 28 into the substrate by ion implanting dopant ions 29 of the first conductivity type which is similar to the conductivity type of that of the buried resistor 18. The first conductivity type dopant ions 29 that can be used in forming the well region 28 comprise either an n-type dopant such as, for example, an element from Group VA of the Periodic of Elements, or a p-type dopant, such as, for example, an element from Group VIA of the Periodic Table of Elements. Preferably, P, As, or Sb are used as the n-type dopants, while B, Ga or In are used as the p-type dopants. It is noted that the buried resistor 18 in this embodiment of the present invention has a conductivity type that differs from that of the substrate.

The conditions for forming the buried resistor 18 vary depending upon the type of ion that are used. For p-type boron dopants, an energy from about 10 to about 1500 keV is utilized, with an energy from about 30 to about 400 keV being more typical. For n-type As dopants, an energy from about 50 keV or greater is utilized, with an energy from about 10 to about 1500 keV being more typical. It is noted that any dosage can be used in forming the buried resistor 18, with a dosage of about 10^14 atoms/cm^2 or greater being typically used. It is noted that the ion implantation conditions used in forming the buried resistor 18 avoid significant damage to the semiconductor material that lies above the implanted buried resistor 18. This can be implemented by using lighter dopant ions such as, for example, B for p-type, and P for n-type, and also by limiting the dosage used especially for heavier atoms.

Following formation of the buried resistor 18, the patterned ion implantation mask 14 is removed from the surface of the initial substrate 10 utilizing a conventional resist stripping process providing the structure shown in FIG. 1B.
these well regions can be the reachthrough/sinker implant regions used for a subcollector contact of a bipolar device. The conditions for forming the well regions 28 into the final substrate (either 10 or layers 10 and 20) vary depend-
ing upon the type of ions that are used and can be derived from the standard and commonly known pFET or nFET well pro-
cess or a bipolar reachthrough/sinker implant process. After removing the patterned ion implantation mask 24, and optional annealing step may be performed to activate the dopants within the well region 28. This anneal may be delayed and performed during thermal processing steps used in forming a FET and/or bipolar device.

In the embodiment shown in FIG. 1E, well regions 28 extend from end portions of the buried resistor 18. Thus, a low resistance electrical contact to the resistor's ends is provided, wherein the length of the resistor is the distance between the two well regions.

FIG. 1F shows an optional embodiment in which a third patterned mask 30 is formed having an opening 32 that exposes regions of the substrate (either 10 or layers 10 and 20) between the two well regions 28 shown in FIG. 1E. FIG. 1F also shows an additional well region implant of the opposite type as used in forming well regions 28 so as to provide a well region 34 of the opposite conductivity type between the two previously formed well regions 28. Thus, the structure shown in FIG. 1F has a well region (including well regions 28 and 34) which extends over the entire surface of the buried resistor 18. This well region 34 of opposite conductivity type of the buried resistor and reachthrough well region 28 is used to isolate the two distinct contacts from each end of the buried resistor 18.

Conventional CMOS and/or bipolar processing can now be continued to form at least one semiconductor device such as, for example, a FET, a bipolar transistor or both, on the structure. In some embodiments, surface portions of the well region 28 which extend from the end portions of the buried resistor 18 are subjected to another masked implantation process such that contact regions 36 of the same conductivity type are formed therein. The resultant structure is shown in FIG. 1G. The contact regions 36 provide good ohmic contacts to the well regions 28 that are located at the ends of the buried resistor. The contact regions 36 can be formed by utilizing standard pFET or nFET source/drain ion implant process or the bipolar emitter ion implantation process.

EMBODIMENT II
Buried p- or n-type Resistor in a p- or n-type Sub-
strate

In this embodiment of the present invention, a buried resistor (p- or n-type) is formed into a semiconductor substrate (p- or n-type, e.g., same dopant type as that of the buried resistor) that includes a bulk semiconductor material and optionally an epitaxial semiconductor layer located on a surface of the bulk semiconductor material.

FIGS. 2A-2D shows this particular embodiment of the present invention. FIG. 2A shows the structure that is formed during implantation of a deep dopant region 50 into a semiconductor substrate 10. The deep dopant region 50 can be either n- or p-type with the proviso that when the substrate is n-type then a deep p-type region is formed, or when the substrate is p-type then a deep n-type region is formed. The deep dopant region 50 provides electrical isolation for the buried resistor 18 (to be subsequently formed). The deep dopant region 50 has an upper surface that is located about 50 nm or greater below the upper surface of substrate 10.

The deep dopant region 50 is formed by first providing an implantation mask on the surface of the structure and then subjecting that mask to lithography. Appropriate dopants of the opposite conductivity type as the substrate 10 are then introduced into the substrate using conventional ion implantation conditions. Specifically, the conditions for ion implanting the deep dopant region 50 into the substrate vary depending upon the type of ions that are used. For p-type dopants, an energy from about 15 to about 1700 keV is utilized, with an energy from about 40 to about 500 keV being more typical. For n-type dopants, an energy from about 60 keV or greater is utilized, with an energy from about 200 to about 1700 keV being more typical. It is noted that any dosage can be used in forming the deep dopant region 50, with a dosage of about 1x10^13 atoms/cm^2 or greater being typically used. After forming the deep dopant region 50, the patterned mask is removed and the dopants within the deep dopant region 50 may be activated by utilizing a conventional activation anneal.

FIG. 2B shows the structure during the formation of the buried resistor 18 into the structure shown in FIG. 2A. As shown, the structure includes the first patterned ion implantation mask 12 having at least one opening 14 in which the dopant ions 16 for the buried resistor 18 are implanted. The processing conditions used in forming this structure are the same as described previously in connection with FIG. 1A. Note that in this embodiment, the buried resistor 18 has a bottom surface that forms an interface with the deep dopant region 50.

FIG. 2C shows the structure during the formation of the dopant regions 52 that will eventually form well isolation regions 28. Reference numeral 24 denotes the patterned mask used in forming these regions and reference numeral 29 denotes the dopant ions being implanted into the structure. It is noted that the processing conditions used in forming this structure are similar as those previously described above for forming the buried resistor except that the dopant concentration is opposite polarity and the ion implant process is effectively lower energy and dosage in order to create shallow lower doped regions.

After forming the structure shown in FIG. 2C, the second patterned ion implantation mask 24 is removed and the structure is annealed to activate the previously implanted dopant ions within the dopant regions 52. In some embodiments, the anneal step is omitted and instead the structure is oxidized and the oxidized material thus formed is removed from the structure utilizing an etching process that selectively removes thermal oxide. The anneal may also be used to heal any damages caused during the previous implants.

Next, epi layer 20 is formed as described above in connection with FIG. 1C and the isolation regions 22 as described in FIG. 1D are formed providing the structure shown in FIG. 2D. It should be noted that the anneal and epi process cause diffusion of dopants from dopant regions 52 forming well regions 28 as shown in FIG. 2D. The well regions 28 which are located at the edges of the buried resistor 18 and atop the buried resistor 18, together with the deep dopant region 50 out diffusing create isolation substantially around the buried resistor 18.

Conventional CMOS processing can then be performed to form at least one semiconductor device such as, for example, a FET, a bipolar transistor or a combination thereon.
on this structure. Likewise resistor reachthrough/sinker well regions can be formed similar to previously described process in FIG. 1E to 1G. These reachthrough/sinker regions provide low resistance electrical contact to each end of the buried resistor 18.

EMBODIMENT III

Buried p- or n-type Resistor in a p- or n-type Substrate (Alternative to Embodiment II)

In this embodiment of the present invention, which is an alternative to the second embodiment described above, a buried resistor (p- or n-type) is formed into a semiconductor substrate (p- or n-type, e.g., same dopant type as that of the buried resistor) that includes a bulk semiconductor material and optionally an epitaxial semiconductor layer located on a surface of the bulk semiconductor material. The third embodiment of the present invention is depicted in FIGS. 3A-3E.

FIG. 3A illustrates the structure that is formed during the formation of tub region 60 having an opposite conductivity as compared to that of substrate 10. The tub region 60 thus can be an n-type region, when the substrate 10 is p-type, or the tub region 60 can be an n-type region, when the substrate is n-type. The tub region 60 provides isolation from the substrate 10. The tub region 60 is formed to have a concentration that can be overcompensated by the implantation process used in forming the buried resistor 18. Typically, the tub region 60 has a concentration from about $10^{12}$ to about $10^{14}$ atoms/cm$^2$. As shown, a patterned implantation mask 62 is formed on the surface of the substrate 10 prior to the implantation using the techniques described previously herein.

Appropriate dopants of the opposite conductivity type as the substrate 10 are then introduced into the substrate using conventional ion implantation conditions that are capable of forming the tub region 60. Specifically, the conditions for ion implanting the tub region 60 into the substrate 10 vary depending upon the type of ions that are used. For p-type dopants, an energy from about 5 to about 1700 keV is utilized, with an energy from about 5 to about 500 keV being more typical. For n-type dopants, an energy from about 25 keV or greater is utilized, with an energy from about 40 to about 1700 keV being more typical. After forming the tub region 60, the patterned mask 62 is removed and the dopants within the tub region 60 may be activated by utilizing a conventional activation anneal.

FIG. 3B shows the structure during the formation of the buried resistor 18. The buried resistor 18 has the opposite conductivity as that of the tub region 60. The buried resistor 18 can be formed as described above in FIG. 1A. Note that the buried resistor 18 is positioned within the tub region 60 and, as such, the tub region 60 isolates all surfaces of the buried resistor 18 from the substrate 10.

After forming the buried resistor 18, the patterned ion implantation mask 12 is removed and the structure is annealed to heal any damages caused by the previous implant step. An epitaxial layer 20 and isolation regions 22 are formed utilizing the processing described above in the first embodiment of the present invention. Note during epitaxial growth and annealing, some diffusion of tub region 60 and the buried resistor 18 may occur.

Next, well regions 28 are formed utilizing the second patterned mask 24 and the well ion implantation process as described above in connection with FIG. 1E. The resultant structure after well region 28 formation is shown in FIG. 3D. FIG. 3E shows the structure formed after ohmic contact regions 36 are formed from the FET's source/drain ion implant process with similar conductivity as the of well regions 28.
tric is the patterned utilizing a conventional lithographic process to provide contact openings that expose portions of the substrate including the buried resistor 18. The contact openings can then be optionally lined with a silicide such as Ni—Si and then filled with a conductive material such as W, Cu, Al or alloys thereof. FIG. 41 shows this resultant structure where reference numeral 74 is the silicide liner and reference numeral 76 is the conductive material filling the contact openings.

In some embodiments, the buried resistor 18 is isolated from the substrate 10 by forming a tub region as described above in the third embodiment of the present invention.

FIG. 5 is a pictorial representation (through cross sectional view) illustrating a semiconductor structure including the inventive buried resistor 18 located in the bottom semiconductor layer 10A of a semiconductor-on-insulator (SOI) substrate 10, a well region 28 located in a top semiconductor layer 10C of the SOI substrate 10, and a FET 100 located on the upper surface of the semiconductor layer 10C. This structure is formed utilizing the processing steps described in one of the embodiments above and conventional CMOS processing.

FIG. 6 is a pictorial representation (through a cross sectional view) showing a semiconductor structure including the inventive buried resistor 18 as the bottom plate electrode of a metal-insulator-metal (MIM) capacitor 102. In addition to the inventive buried resistor 18, the MIM capacitor 102 also includes a MIM cap dielectric 104 and a top plate electrode 106. The MIM cap dielectric 104 includes a conventional dielectric material such as silicon dioxide or silicon nitride, while the top plate electrode 106 comprises a doped polySi, doped polySiGe, or a conductive metal. The structure shown in FIG. 6 is formed utilizing the processing steps described in one of the embodiments described above and conventional MIM capacitor processing. Likewise one could utilize the dielectric layer utilize in the bulk SOI substrate as the dielectric material for the MIM capacitor and a highly doped well region as the top plate formed in the top silicon surface of the SOI substrate.

While the present invention has been particularly shown with respect to preferred embodiments thereof, it will be understood by those skilled in the art that the foregoing changes in forms and details may be made without departing from the spirit and scope of the present application. It is therefore intended that the present invention not be limited to the exact forms and details described and illustrated herein, but fall within the scope of the appended claims.

What is claimed is:

1. A semiconductor structure comprising:
   a semiconductor substrate including at least a well region; and
   a buried resistor located in a region of said semiconductor substrate that is beneath said well region, wherein buried resistor has a sheet resistance tolerance of less than 10%.
2. The semiconductor substrate of claim 1 wherein said substrate comprises a bulk semiconductor material.
3. The semiconductor substrate of claim 2 wherein said bulk semiconductor material comprises a Si-containing semiconductor material.
4. The semiconductor structure of claim 2 wherein said semiconductor substrate and said buried resistor have the same polarity.
5. The semiconductor structure of claim 2 wherein said semiconductor substrate and said buried resistor have different polarities.
6. The semiconductor structure of claim 1 wherein said semiconductor substrate comprises a semiconductor-on-insulator (SOI) substrate that includes a buried insulating layer separating a top semiconductor layer from a bottom semiconductor layer.
7. The semiconductor structure of claim 6 wherein said top semiconductor layer of said SOI substrate comprises a Si-containing semiconductor material.
8. The semiconductor structure of claim 6 wherein said semiconductor substrate and said buried resistor have the same polarity.
9. The semiconductor structure of claim 6 wherein said semiconductor substrate and said buried resistor have different polarities.
10. The semiconductor structure of claim 1 wherein said well region has end portions that are in contact with end portions of the buried resistor.
11. The semiconductor structure of claim 10 wherein said end portions of the well region have the same polarity as that of the buried resistor.
12. The semiconductor structure of claim 1 wherein said well region is contact along an entire length of said buried resistor.
13. The semiconductor structure of claim 1 wherein said semiconductor substrate includes an epitaxial semiconductor layer in which a part of said well region is located.
14. The semiconductor structure of claim 1 wherein well region is located with a top semiconductor layer of an SOI substrate and said buried resistor is located in a bottom semiconductor layer of said SOI substrate.
15. The semiconductor structure of claim 1 wherein said buried resistor is electrically isolated from said substrate by a tub region.
16. The semiconductor structure of claim 1 wherein said buried resistor is a bottom electrode plate of a metal-insulator-metal capacitor.
17. The semiconductor structure of claim 1 further comprising a field effect transistor located on an upper surface of said substrate.

* * * * *