




- (51) **International Patent Classification:**
H01L 21/28 (2006.01) *H01L 21/20* (2006.01)
- (21) **International Application Number:**
PCT/US2015/042820
- (22) **International Filing Date:**
30 July 2015 (30.07.2015)
- (25) **Filing Language:** English
- (26) **Publication Language:** English
- (30) **Priority Data:**
62/031,901 1 August 2014 (01.08.2014) US
- (71) **Applicant (for all designated States except US):** **THE GOVERNMENT OF THE UNITED STATES OF AMERICA**, as represented by **THE SECRETARY OF THE NAVY** [US/US]; Naval Research Laboratory, 4555 Overlook Ave. SW, Code 1008.2, Washington, DC 20375 (US).
- (72) **Inventors; and**
- (71) **Applicants (for US only):** **MEYER, David, J.** [US/US]; 10401 Darby Street, Fairfax, VA 22030 (US). **DOWNEY, Brian, P.** [US/US]; 6373 Chimney Wood Ct, Alexandria, VA 22306 (US). **KATZER, Douglas, S.** [US/US]; Naval Research Laboratory, 4555 Overlook Ave. SW, Code 1008.2, Washington, DC 20375 (US).
- (74) **Agent:** **BROOME, Kerry, L.**; US Naval Research Laboratory, 4555 Overlook Ave. SW, Code 1008.2, Washington, DC 20375 (US).

- (81) **Designated States** (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) **Designated States** (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Published:

- with international search report (Art. 21(3))
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments (Rule 48.2(h))

(54) **Title:** EPITAXIAL METALLIC TRANSITION METAL NITRIDE LAYERS FOR COMPOUND SEMICONDUCTOR DEVICES

**FIG. 7**

(57) **Abstract:** A method for integrating epitaxial, metallic transition metal nitride (TMN) layers within a compound semiconductor device structure. The TMN layers have a similar crystal structure to relevant semiconductors of interest such as silicon carbide (SiC) and the Group III-Nitrides (III-Ns) such as gallium nitride (GaN), aluminum nitride (AlN), indium nitride (InN), and their various alloys. Additionally, the TMN layers have excellent thermal stability and can be deposited *in situ* with other semiconductor materials, allowing the TMN layers to be buried within the semiconductor device structure to create semiconductor/metal/semiconductor heterostructures and superlattices.



EPITAXIAL METALLIC TRANSITION METAL NITRIDE LAYERS FOR COMPOUND SEMICONDUCTOR DEVICES

TECHNICAL FIELD

The present invention relates to integrating epitaxial, metallic transition metal nitride
5 layers within a compound semiconductor device structure.

BACKGROUND ART

The ability to incorporate an epitaxial metal within a semiconductor device structure has
been of interest because of the wide range of applications that can benefit from such a unique
structure due to the lower resistivity of metals compared to semiconductors, and the additional
10 degree of freedom in band structure engineering compared to exclusively semiconductor-based
heterostructures. Potential applications can include buried ohmic or Schottky contacts,
interconnects, antennas, or ground planes. The epitaxial metal may also be used as a traditional
surface ohmic or Schottky contact, which may provide enhanced electrical characteristics and
reliability compared to traditional polycrystalline metal contacts. The ability to replace a highly
15 doped n- or p-type semiconductor with a metal can be used to reduce series resistance in devices
where the highly doped n- or p-type layer's primary function is to provide a low resistance path
for the lateral transport of charge, and the high conductivity of the metal can reduce the depletion
width at junctions. The band structure of metals can be utilized in unique heterostructure designs
for electronic and optoelectronic devices through the formation of metal quantum wells for
20 devices such as a metal-base transistor, resonant tunneling diode or transistor, or photon detector
including those based on inter-subband transitions. The optical properties of metals such as
reflectivity could be used as a buried mirror or cladding layer for optoelectronic devices.
Additionally, buried metals may be used in novel plasmonic device structures. Multiple buried
metal layers may be used depending on the application, i.e. to create metal/semiconductor
25 superlattices.

The ability to incorporate an epitaxial metal layer within a semiconductor structure
requires proper selection of a metal that is compatible with the adjacent semiconductor(s). The
metal and semiconductor(s) must have a similar crystal structure and in-plane lattice constant to
reduce defect formation at the metal/semiconductor interface and within overlying layers.
30 Furthermore, the metal must be thermodynamically stable with the adjacent semiconductor(s) to
prevent material intermixing and enable the formation of sharp metal/semiconductor interfaces.
Finally, the metal must be able to be grown on the semiconductor (and the semiconductor on the
metal) in a fashion that allows for smooth, continuous film coverage, i.e. 2D or planar layer-by-

layer growth without agglomeration. Ideally the metal and semiconductor layers should be deposited *in situ* in order to maintain the integrity and composition of the material surfaces and interfaces.

Formation of epitaxial metal layers to numerous technologically relevant semiconductor material systems have been reported, including Si (US Patent 4,492,971 to Bean et al. (Jan. 8, 1985) and US Patent 5,010,037 to Lin et al. (Apr. 23, 1991)), Group III-As (US Patent 3,929,527 to Chang et al. (Dec. 30, 1975), US Patent 5,075,755 to Sands (Dec. 24, 1991), and Palmstrom et al., "Epitaxial growth of ErAs on (100) GaAs," *Applied Physics Letters* 35, 2608-2610 (1988)), and Group III-Sb (US Patent 5,449,561 to Golding et al. (Sep. 12, 1995)). Few reports of an epitaxial metal layer have been reported for SiC or III-Ns. These semiconductors are used in a variety of electronic and optoelectronic applications including high power electronics, high frequency transistors, light-emitting diodes, and lasers. The growth of III-N semiconductors is also commonly performed on SiC substrates due to the close lattice match and excellent thermal conductivity of SiC. The ability to incorporate metal layers in these semiconductors would increase current device performance and open up new avenues of device design.

A few methods have been reported for growing III-N materials on top of metals; however, these methods do not meet the criteria for forming epitaxial metal/semiconductor heterostructures. For example, AlN is commonly sputtered onto metal electrodes, such as Al, to fabricate acoustic resonators (US Patent 4,502,932 to Kline et al. (Mar. 5, 1985)). The AlN in this case is sputtered and contains many grain boundaries and is not suitable for many electronic applications. Liu and colleagues reported on the epitaxial growth of aluminum on GaN in 1997 (Liu et al., "Epitaxy of Al films on GaN studied by reflection high-energy electron diffraction and atomic force microscopy," *Applied Physics Letters* **70**, 990 (1997)). Due to the low melting point of Al, the epitaxy was performed at 15 °C or 150 °C – temperatures far too low for high-quality semiconductor overgrowth. In another method, a Pt layer is deposited on a sapphire substrate followed by the growth of GaN or AlN deposited by metalorganic vapor phase epitaxy (MOVPE) (US Patent 6,239,005 to Sumiya et al. (May 29, 2001)). Due to the different crystal structures between Pt and GaN, a thick GaN buffer layer is required in order to obtain the crystal quality needed for operation of the intended optoelectronic device. This precludes this method from being applied to many semiconductor device concepts, particularly forming metal quantum wells. Additionally, it has been predicted that Pt and GaN are not in thermodynamic stability at 600 °C (Mohny et al., "Estimated phase equilibria in the transition metal-Ga-N systems: consequences for electrical contacts to GaN," *Journal of Electronic Materials* **25**, 812-817

(1996)), which is lower than typical growth and process temperatures for III-N materials and devices. A similar method utilizes a ZrN metal layer deposited by sputtering on a Si (111) substrate coated with a sputtered AlN layer (US Patent Application US 2010/0176369 by Oliver et al. (Jul. 15, 2010)). Again, a thick GaN buffer layer is required to obtain device quality GaN
5 due to the different crystal structures between ZrN (rocksalt) and GaN (wurtzite), creating defects at the interface and in the GaN. Similarly, HfN has been used as a buffer layer for growth of GaN on Si (111) (Xu et al., "Epitaxial condition and polarity in GaN grown on a HfN-buffered Si (111) wafer," Applied Physics Letters 86, 182104 (2005) and US Patent 6,929,867 to Armitage et al. (Aug. 16, 2005)) and for HfN/GaN superlattices (US Patent Application
10 2013/0048939 by Zhang et al. (Feb. 28, 2013)). Again, the HfN layer is rocksalt, and creates defects and inversion domains in the subsequently deposited semiconductor. Multilayers of metallic TiN and GaN have been deposited using reactive pulsed laser deposition (Rawat et al., "Growth of TiN/GaN metal semiconductor multilayers by reactive pulsed laser deposition," *Journal of Applied Physics* **100**, 064901(2006)). In this case, TiN and GaN have different crystal
15 structures, and while a superlattice was grown, the structure of the film was polycrystalline in nature with columnar grain growth, which is not suitable for many electronic and optoelectronic applications. In all cases above, the choice of metallic layer does not satisfy the aforementioned requirements for the formation of an epitaxial metal/semiconductor heterostructure. Recently there have been reports of epitaxial growth of GaN on metallic ZrB₂. While GaN and ZrB₂ have
20 similar lattice constants and thermal conductivities, nucleation of GaN on ZrB₂ is problematic due to the different chemical properties of the two materials (Armitage et al., "Characterization of ZrB₂ (0001) surface prepared by ex situ HF solution treatment toward applications as a substrate for GaN growth," *Surface Science* **600**, 1439 (2006)), and control of the surface is critical because epitaxy will not occur if BN is present at the interface (Wang et al., "Effect of
25 nitridation on the growth of GaN on ZrB₂(0001)/Si(111) by molecular-beam epitaxy," *Journal of Applied Physics* **100**, 033506 (2006)).

DISCLOSURE OF INVENTION

The present invention provides a method for integrating epitaxial, metallic transition metal nitride (TMN) layers within a compound semiconductor device structure. The TMN layers
30 have a similar crystal structure to relevant semiconductors of interest such as silicon carbide (SiC) and the Group III-Nitrides (III-Ns) such as gallium nitride (GaN), aluminum nitride (AlN), indium nitride (InN), and their various alloys. Additionally, the TMN layers have excellent thermal stability and can be deposited *in situ* with other semiconductor materials, allowing the

TMN layers to be buried within the semiconductor device structure to create semiconductor/metal/semiconductor heterostructures and superlattices.

One advantage of this method is that it allows for the practical realization of epitaxial metal/semiconductor heterostructures, which to date have not been possible using III-N or SiC semiconductors due to different crystal structures between the metal and the semiconductor and/or lack of thermal stability or chemical incompatibility between the metal and semiconductor. Previously reported integration of III-Ns and metal layers have all produced inferior, polycrystalline III-N semiconductor layers that are not viable for certain electronic device applications. This method provides a way to achieve single-crystal heterostructures not realizable by previous methods. Epitaxial growth of III-N semiconductor layers on SiC substrates is well understood. Simply by changing the group III atom to a transition metal (TM) at the interface greatly reduces the complications in surface chemistry that can occur in other III-N/metal heterointerfaces like the GaN/ZrB₂ system or others involving different chemical compounds in the substrate.

These and other features and advantages of the invention, as well as the invention itself, will become better understood by reference to the following detailed description, appended claims, and accompanying drawings.

BRIEF DESCRIPTION OF DRAWINGS

FIG. 1 is a cross-sectional schematic of a substrate with a TMN metallic layer buried beneath semiconductor layer(s).

FIG. 2 shows XRD data showing a single phase 30 nm Nb₂N film grown on a 6H-SiC substrate.

FIG. 3 shows the resistivity of varying thickness of Nb₂N films grown on 6H-SiC substrates.

FIG. 4 shows XRD data showing high quality material of AlN/Nb₂N structure grown on a 6H-SiC substrate.

FIG. 5 shows XRD data showing high quality material of HEMT/Nb₂N structure grown on a 6H-SiC substrate.

FIG. 6 shows a cross-sectional schematic of a device structure with multiple TMN layers.

FIG. 7 shows a cross-sectional schematic of a device structure with TMN layer grown on top.

FIG. 8 shows a cross-sectional schematic of a device with a semiconductor/TMN/semiconductor structure.

FIG. 9 shows a cross-sectional schematic of a device structure with multiple TMN/semiconductor layers.

MODES FOR CARRYING OUT THE INVENTION

The best mode for this invention involves using a transition metal nitride (TMN) **2** as the epitaxial metal layer in the semiconductor device structure as shown in FIG. 1. In particular, both tantalum nitride (Ta_2N) and niobium nitride (Nb_2N) possess the necessary properties for a stable, epitaxial relationship with SiC and the III-N semiconductors. The crystal structure of Ta_2N , Nb_2N , and the commonly-used 4H or 6H polytypes of SiC is hexagonal, and the in-plane lattice constants, a , are similar, where $a_{\text{SiC}} = 3.073 \text{ \AA}$, $a_{\text{Ta}_2\text{N}} = 3.041 \text{ \AA}$, and $a_{\text{Nb}_2\text{N}} = 3.05 \text{ \AA}$. The III-N semiconductors, GaN and AlN, also have similar crystal structures and in-plane lattice constants compared to Ta_2N and Nb_2N . The crystal structure of GaN and AlN is wurtzite with $a_{\text{GaN}} = 3.189 \text{ \AA}$ and $a_{\text{AlN}} = 3.112 \text{ \AA}$, and these materials are commonly grown on 4H- or 6H-SiC substrates due to their similar crystal structures and in-plane lattice constants. Based on the heat of formation and the high melting points of Ta_2N and Nb_2N ($>2500 \text{ }^\circ\text{C}$), these materials are expected to maintain thermodynamic stability with SiC, AlN, or GaN at typical growth temperatures for most commonly-used growth methods, such as molecular beam epitaxy (MBE), metal organic vapor phase epitaxy (MOVPE), atomic layer epitaxy (ALE), sputtering, etc., which do not typically exceed $1200 \text{ }^\circ\text{C}$. Additionally, the high melting points of Ta_2N and Nb_2N suppress the potential for agglomeration of very thin metal films at typical growth temperatures.

While the TMN metal layer **2** can be grown by a variety of known methods, it is best if the TMN **2** is grown *in situ* with the subsequently grown semiconductor layer(s) **3** to prevent surface contamination or oxidation. For example, if the semiconductor layer(s) **3** were grown via MBE, it would be best to grow the TMN layer **2** in the same growth chamber just prior. This could be accomplished by using an electron-beam (e-beam) evaporated transition metal source and nitrogen plasma. Typical TM fluxes can be in the $0.001 \text{ nm/s} - 1.0 \text{ nm/s}$ range with a preferred range of $0.01 \text{ nm/s} - 0.1 \text{ nm/s}$. Typical reactive nitrogen fluxes can be in the 0.001 to 10.0 nm/s range with a preferred range of $0.01 - 0.1 \text{ nm/s}$. The incident fluxes and the substrate temperature control the TMN phase, so the fluxes must be chosen using standard techniques to create the desired phase. The MBE deposition process consists of setting the appropriate operating conditions for the e-beam source in the $3 \text{ kV} - 10 \text{ kV}$ operating voltage range and emission currents in the $50 \text{ mA} - 1000 \text{ mA}$ range with a preferred range of $8 \text{ kV} - 10 \text{ kV}$ and $100 \text{ mA} - 500 \text{ mA}$, respectively. Similarly, the reactive nitrogen can be generated using a variety of sources including ammonia, RF plasma sources, ECR plasma sources, cold-cathode

discharge sources, laser-based excitation sources, and others. The preferred source is an RF plasma source using pure nitrogen gas as the feed source. Operating conditions of the RF plasma source will depend on the specific characteristics of the source, the exit aperture geometry, and the source-to-substrate distance, but typically are in the range of 0.01 sccm - 20 sccm and RF powers of 50 W – 600W with a preferred range of 0.1 sccm – 10 sccm and 100 W – 500W. The crystal phase of the TMN can be controlled through suitable choice of the substrate temperature during MBE growth and through the control of the TM and reactive nitrogen flux magnitudes and ratios to ensure the appropriate stoichiometry. Substrate temperature for TMN epitaxy can be in the range of 25 °C – 1500 °C with preferred temperature range being 300 °C – 1200 °C depending on the substrate and particular phase of interest and other relevant constraints that may be present (e.g. substrate and overlayer compatibility). Epitaxial growth commences in the standard way – the TM and reactive nitrogen source shutters can be opened simultaneously, or the substrate can be exposed to a controlled reactive nitrogen or TM dose before opening the other shutter to begin growth. The preferred method is to open the shutters simultaneously. In-situ reflection high-energy electron diffraction (RHEED) can be used in the typical way to monitor the growth and determine the crystal phase through measurement of the RHEED streak spacing in the standard way. Prior to TMN **2** growth, the substrate **1** should receive typical cleaning and pretreatment steps. The semiconductor layer(s) **3** are not limited to any particular material system; however, this technique would be aptly suited for growth of epitaxial device structures using the III-N material system, which are commonly grown on SiC substrates. The polarity of the hexagonal III-N film grown epitaxially on the TMN layer can be controlled by the use of appropriate “nucleation” layers on the TMN film in analogy with GaN grown on ZrB₂ by MBE and GaN grown on sapphire by MOVPE. Without any nucleation layer on the TMN layer, the III-N layer is typically N-polar as grown by MBE.

This technique has been experimentally demonstrated using MBE growth of Nb₂N **2** and various III-N semiconducting **3** layers grown on a 6H-SiC substrate **1**. In the first example, a single phase, hexagonal Nb₂N film **2** with a thickness of 30 nm was grown on the Si-face of a 6H-SiC substrate **1**. The X-ray diffraction (XRD) data in FIG. 2 shows that a high quality, single phase Nb₂N layer was achieved. The sheet resistance of the 30 nm Nb₂N layer was measured to be 12.5 Ω/sq., giving a metallic resistivity of 37.5 μΩ·cm. The 30 nm Nb₂N layer had a root-mean-squared (RMS) roughness of 0.59 nm as measured by atomic force microscopy (AFM). The plot in FIG. 3 demonstrates that the epitaxial Nb₂N layers remain conductive to at least a thickness of 4.4 nm, demonstrating that the film is still continuous. In addition to the low

resistivity, the 4.4 nm Nb₂N film is smooth with a RMS roughness of 0.12 nm as measured by AFM, and could be used in electronic and optoelectronic applications where very thin metallic layers would be advantageous. After the desired thickness of the Nb₂N **2** is obtained, the semiconductor layer(s) **3** can subsequently be grown under typical growth conditions in the MBE. In a second example, a structure similar to FIG. 1 is grown, but with a 500 nm AlN layer **3** grown on top of a 100 nm Nb₂N layer **2** on a 6H-SiC substrate **1**. The XRD data in FIG. 4 shows a single crystal Nb₂N layer **2** and AlN layer **3**, with a full-width at half-maximum for the AlN layer of 200 arcsec. The sheet resistance of the Nb₂N remains conductive with a value of 4.0 Ω/sq. or 40 μΩ·cm, retaining its functionality as a potential buried electrode. In a third example, semiconductor layers **3** forming a III-N high-electron-mobility transistor (HEMT) structure were deposited via MBE *in situ* after depositing a 30 nm Nb₂N layer **2** on a 6H-SiC substrate **1**. As shown in FIG. 5, the III-N semiconductor layers **3** consisted of a 100 nm AlN nucleation layer grown on top of the Nb₂N layer **2** followed by a 1.3 μm GaN buffer layer, a 30 nm AlGaIn barrier layer with a 40% Al fraction, and a 30 nm GaN channel. The III-N layers **3** grown on top of the Nb₂N layer **2** are N-polar, so the two-dimensional electron gas (2DEG) channel is located at the 30 nm AlGaIn/30 nm GaN interface as shown in FIG. 5. The XRD data in FIG. 5 shows the high material quality of each layer of the HEMT/Nb₂N/6H-SiC structure. Transport properties of the HEMT sample in FIG. 5 were quantified using Hall Effect measurements. The mobility, sheet resistance, and carrier concentration of the 2DEG were measured to be 1375 cm²/V·s, 385 Ω/sq., and 1.18 x 10¹³ cm⁻², respectively. These values are comparable to transport properties of similar HEMT structures grown directly on 6H-SiC and demonstrate that high quality III-N materials can be grown on Nb₂N. Additionally, the 30 nm Nb₂N layer **2** remains conductive with a sheet resistance of 15.7 Ω/sq after III-N device layer **3** growth.

Other metallic TMN layers may also include TaN_x, NbN_x, WN_x, or MoN_x or any TMN ternary compound that have hexagonal crystalline phases with lattice constants close to that of hexagonal SiC or hexagonal III-N semiconductors. In addition, metallic TMN layers having cubic symmetry can be nearly lattice matched to 3C-SiC and cubic III-N semiconductors. For example, the cubic δ-NbN_x phase (Fm3m space group, a = 0.43811) and the cubic ε'-TaN_x phase (Fm3m space group, a = 0.435 nm) are closely lattice-matched to 3C-SiC and GaN, so the ideas and claims in this patent application for hexagonal TMNs, SiC, and III-Ns can be readily extended to cubic phases of the TMNs, SiC and III-N materials. The substrate is also not limited

to SiC, but may also include silicon, GaN, AlN, sapphire, or any other technologically relevant substrate.

The device structure design is not limited by just growing the TMN layer **2** on a substrate followed by the semiconductor layer(s) **3**. The TMN layer(s) and semiconductor layer(s) can be grown in any way that is required or advantageous for the specific device design. This may include having multiple TMN layers that may have different compositions, such as one layer of Nb₂N **2** and a separate layer of Ta₂N **4** within a structure, as shown in FIG. 6, where the electronic properties of the TMN/semiconductor interfaces may be different for each TMN layer. The TMN layer **2** may be grown on the surface of the semiconductor layer(s) **3** to act as an *in situ* grown, epitaxial ohmic or Schottky contact, as shown in FIG. 7. Another example could include a semiconductor **3**/TMN layer **2**/semiconductor **3** structure for use as a metal-base transistor, as shown in FIG. 8. An additional example is a multi-layer semiconductor **3**/TMN **2** structure to form metal quantum wells, as shown in FIG. 9.

The TMN and semiconductor layer(s) growth method is not limited to MBE and may be deposited by any known growth method, such as sputtering, pulsed laser deposition, atomic layer epitaxy (ALE), or MOVPE. While depositing all the layers *in situ* or *in vacuo* is preferred, layers may be deposited *ex situ* as long as proper cleaning of the surface is performed prior to growing the subsequent layer to achieve a native oxide-free, contaminant-free surface for further growth.

The above descriptions are those of the preferred embodiments of the invention. Various modifications and variations are possible in light of the above teachings without departing from the spirit and broader aspects of the invention. It is therefore to be understood that the claimed invention may be practiced otherwise than as specifically described. Any references to claim elements in the singular, for example, using the articles “a,” “an,” “the,” or “said,” is not to be construed as limiting the element to the singular.

CLAIMS

What is claimed as new and desired to be protected by Letters Patent of the United States is:

1. A method for integrating epitaxial metallic transition metal nitride (TMN) layers within a semiconductor device, comprising:
 - growing an epitaxial metal layer comprising a transition metal nitride, wherein the epitaxial metal layer provides any or all of electronic, optical, and optoelectronic functionality to the semiconductor device; and
 - growing at least one semiconductor layer, wherein the semiconductor comprises SiC, GaN, AlN, InN, or any combination thereof;
 - wherein the epitaxial metal layer is grown on a substrate and the at least one semiconductor layer is grown on the epitaxial metal layer or the at least one semiconductor layer is grown on the substrate and the epitaxial metal layer is grown on the at least one semiconductor layer.
2. The method of claim 1, wherein the epitaxial metal layer and the at least one semiconductor layer are grown *in situ*.
3. The method of claim 1, wherein the epitaxial metal layer comprises Ta₂N, Nb₂N, or any combination thereof.
4. The method of claim 1, wherein the epitaxial metal layer comprises TaN_x, NbN_x, WN_x, or MoN_x, a TMN ternary compound, or any combination thereof.
5. The method of claim 1, wherein the substrate comprises SiC, silicon, GaN, AlN, or sapphire.
6. The method of claim 1, additionally comprising a second epitaxial metal layer on top of the at least one semiconductor layer, wherein the second epitaxial metal layer may be of different material composition or stoichiometry from the epitaxial metal layer.
7. The method of claim 1, additionally comprising additional multiple layers of epitaxial metal layers and semiconductor layers, wherein the additional layers may be of different material composition or stoichiometry.
8. A semiconductor device made by the method, comprising:
 - growing an epitaxial metal layer comprising a transition metal nitride, wherein the epitaxial metal layer provides any or all of electronic, optical, and optoelectronic functionality to

the semiconductor device; and growing at least one semiconductor layer, wherein the semiconductor comprises SiC, GaN, AlN, InN, or any combination thereof;

wherein the epitaxial metal layer is grown on a substrate and the at least one semiconductor layer is grown on the epitaxial metal layer or the at least one semiconductor layer is grown on the substrate and the epitaxial metal layer is grown on the at least one semiconductor layer.

9. The semiconductor device of claim 8, wherein the epitaxial metal layer and the at least one semiconductor layer are grown *in situ*.

10. The semiconductor device of claim 8, wherein the epitaxial metal layer comprises Ta₂N, Nb₂N, or any combination thereof.

11. The semiconductor device of claim 8, wherein the epitaxial metal layer comprises TaN_x, NbN_x, WN_x, or MoN_x, a TMN ternary compound, or any combination thereof.

12. The semiconductor device of claim 8, wherein the substrate comprises SiC, silicon, GaN, AlN, or sapphire.

13. The semiconductor device of claim 8, additionally comprising a second epitaxial metal layer on top of the at least one semiconductor layer, wherein the second epitaxial metal layer may be of different material composition or stoichiometry from the epitaxial metal layer.

14. The semiconductor device of claim 8, additionally comprising additional multiple layers of epitaxial metal layers and semiconductor layers, wherein the additional layers may be of different material composition or stoichiometry.




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US2015/042820**A. CLASSIFICATION OF SUBJECT MATTER****H01L 21/28(2006.01)i, H01L 21/20(2006.01)i**

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H01L 21/28; H01L 21/768; H01L 29/778; H01L 21/20; H01L 21/335; H01B 1/02; H01L 23/532; H01L 21/285

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean utility models and applications for utility models

Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKOMPASS(KIPO internal) & keywords: TMN, transition metal nitride, epitaxial, growth, device

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 2013-0048939 A1 (JIANPING ZHANG et al.) 28 February 2013 See abstract, paragraphs [0074]-[0101] and figure 4.	1-14
Y	US 2010-0216306 A1 (TATSUYA YOSHIMI et al.) 26 August 2010 See abstract, paragraphs [0005]-[0036] and figure 2.	1-14
A	US 2009-0230555 A1 (JONATHAN D. CHAPPLE-SOKOL et al.) 17 September 2009 See abstract, paragraphs [0016]-[0034] and figures 5-8.	1-14
A	US 2010-0184273 A1 (JAE BIN CHOI et al.) 22 July 2010 See abstract, paragraphs [0008]-[0026] and figures 1-2.	1-14
A	US 2012-0168822 A1 (KEIICHI MATSUSHITA) 05 July 2012 See abstract, paragraphs [0034]-[0087] and figures 1-4.	1-14

☐ Further documents are listed in the continuation of Box C.☒ See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

30 November 2015 (30.11.2015)

Date of mailing of the international search report

30 November 2015 (30.11.2015)

Name and mailing address of the ISA/KR

International Application Division
Korean Intellectual Property Office
189 Cheongsa-ro, Seo-gu, Daejeon Metropolitan City, 35208,
Republic of Korea

Facsimile No. +82-42-472-7140

Authorized officer

CHOI, Sang Won

Telephone No. +82-42-481-8291



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2015/042820

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2013-0048939 A1	28/02/2013	None	
US 2010-0216306 A1	26/08/2010	JP 2010-209465 A JP 5599623 B2 KR 10-1548129 B1 KR 10-2010-0095383 A US 7829457 B2	24/09/2010 01/10/2014 28/08/2015 30/08/2010 09/11/2010
US 2009-0230555 A1	17/09/2009	TW 201001664 A WO 2009-117255 A2 WO 2009-117255 A3	01/01/2010 24/09/2009 30/12/2009
US 2010-0184273 A1	22/07/2010	JP 2009-076914 A JP 5097661 B2 KR 10-1457208 B1 US 2009-0184398 A1 US 7915147 B2 US 7964478 B2	09/04/2009 12/12/2012 31/10/2014 23/07/2009 29/03/2011 21/06/2011
US 2012-0168822 A1	05/07/2012	EP 2086010 A1 JP 2009-176929 A JP 5100413 B2 US 2009-0189188 A1 US 8178899 B2 US 8614460 B2	05/08/2009 06/08/2009 19/12/2012 30/07/2009 15/05/2012 24/12/2013