PCT


WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

ſ	(51) International Patent Classification ⁵ :		(1	(11) International Publication Number: WO 90/13982		
	H04Q 1/00	A1	(4	3) International Publication Date: 15 November 1990 (15.11.90)		
	(21) International Application Number: PCT/US (22) International Filing Date: 8 May 1990			Published With international search report.		
	(30) Priority data: 349,581 9 May 1989 (09.05.89)	1	US			
	(71) Applicant: PLUS LOGIC, INC. [US/US]; 1255 Avenue, San Jose, CA 95126 (US).	Parkmo	oor			
	(72) Inventor: KAPLINSKY, Cecil, H.; 140 Malville Palo Alto, CA 94301 (US).	e Aven	ue,			
	(74) Agent: SCHNECK, Thomas; P.O. Box 2-E, San 95109-0005 (US).	Jose, (CA			
	(81) Designated States: AT (European patent), BE (+ patent), CH (European patent), DE (European DK (European patent), ES (European patent), Ipean patent), GB (European patent), IT (European DK, LU (European patent), NL (European SE (European patent).	n pater FR (Eu opean j	nt), ro- pa-			

(54) Title: PROGRAMMABLE LOGIC DEVICE WITH GANGED OUTPUT PINS



(57) Abstract

A programmable logic device architecture having a matrix of smaller functional units (20-28), each of which being a programmable logic array, and a set of fixed conductive lines (31, 32) connected to the functional unit inputs (29) and outputs (30), the conductive lines (31, 32) forming programmable interconnection matrices (33). The input pins (34a, 34b) can be programmably connected to any input (29) of any functional unit (20-28), and the outputs (30) of functional units (20-28) can be programmably connected to any input (29) of any functional unit. Output pins (40a-40h) connect directly to outputs (30) of functional units (20-28). The interconnection matrices (38) may be a simple array of crossing conductive lines with crossings connected by EPROM, or EEPROM switches.

DESIGNATIONS OF "DE"

Until further notice, any designation of "DE" in any international application whose international filing date is prior to October 3, 1990, shall have effect in the territory of the Federal Republic of Germany with the exception of the territory of the former German Democratic Republic.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	ES	Spain	MC	Monaco
ΑU	Australia	FI	Finland	MG	Madagascar
BB	Barbados	FR	France	ML	Mali
BE	Belgium	GA	Gabon	MR	Mauritania
BF	Burkina Fasso	GB	United Kingdom	MW	Malawi
BG	Bulgaria	GR	Greece	NL	Netherlands
BJ	Benin	HU	Hungary	NO	Norway
BR	Brazil	IT	Italy	RO	Romania
CA	Canada	JР	Japan	SD	Sudan
CF	Central African Republic	KP	Democratic People's Republic	SE	Sweden
CG	Congo		of Korea	SN	Senegal
CH	Switzerland -	KR	Republic of Korea	SU	Soviet Union
CM	Cameroon	LI	Liechtenstein	TD	Chad
ÐΕ	Germany, Federal Republic of	LK	Sri Lanka .	TG	Togo
DΚ	Denmark	LU	Luxembourg	US	United States of America

Description

Programmable Logic Device With Ganged Output Pins

5

10

15

20

25

30

35

Technical Field

The present invention relates to a class of integrated circuits known as programmable logic devices, whether mask programmable, fusible, ultraviolet erasable reprogrammable or electrically erasable reprogrammable, and in particular to architectures for programmable logic devices for optimizing speed and functional flexibility.

Background Art

Programmable logic devices (PLDs) are integrated circuits which increasingly are being used to provide the logic for electronic systems. For example, these devices may be used as "glue" to electrically connect and control the interaction of the major parts of a microcomputer system. Typically, PLDs include a set of input pins, two arrays of logic gates, i.e. an AND array followed by an OR array, and a set of output pins. Frequently, flip-flops following the OR array together with feedback lines are also included in order to provide registered output and sequential logic capabilities instead of the combinatorial logic provided by the AND/OR arrays alone.

Presently, several basic types of PLD architectures are available. In programmable logic elements (PLEs), the AND array is fixed and the OR array is programmable. PLEs are useful in applications requiring most or all possible input combinations, such as lookup tables and character generators. However, because the array size must be doubled for each additional input, PLEs are limited by cost and performance constraints to a small number of inputs. Programmable logic arrays (PLAs) have both a programmable AND array and a programmable OR

5

10

15

20

25

30

35

array. Programmable array logic (PAL) devices have a programmable AND array, but a fixed OR array. Both the PLA and PAL architectures have advantages. Because both arrays are programmable, PLAs offer a high degree of functional flexibility. However, PALs are faster, because a programmable OR array is slower than dedicated OR gates. The PLA's flexibility is useful for complex state-machine and sequence applications, while most other applications not requiring a high degree of flexibility take advantage of the PAL's speed.

Some attempts have been made to combine both functional flexibility and speed in a PLD architecture. In Monolithic Memories' series of MEGAPALS, the size of the AND array was increased and a fixed number of AND product terms were allowed to be shared amongst two outputs. Altera's EP1200 chip is segmented into "sub-PALs" with only four outputs, the outputs of a particular segment being usable as inputs for only some of the sub-PALs. In each case, all of the inputs are available to all of the AND terms simultaneously, resulting in AND arrays with 64 inputs, most of which remaining unused for any given product term. Because of their fixed product terms, there are 16 product terms per OR gate. In practice, few sets of logic need so many inputs to an OR gate.

In U.S. patent 4,207,556, Sugiyama et al. discloses a programmable logic array arrangement having a plurality of cell units, each comprising a plurality of electronic elements, such as resistors, diodes and transistors, a wiring matrix of row and column lines, and an array unit having a group of switching elements for selectively interconnecting the various row and column lines, and electronic elements. The arrangement sacrifices density and speed for functionality by including a large number of electronic elements with variable wiring in each unit.

In Ikawa et al., "A One Day Chip: An Innovative IC Construction Approach. . . ", IEEE Journal of Sol-

10

15

20

25

30

35

id-State Circuits, vol. Sc-21, No. 2, April 1986, pp. 223-227, a VLSI chip contains 50-200 standard logic functional blocks of SSI/MSI level integration performing various kinds of functions, such as inverters, NORs, NANDs, flip-flops, shift registers, counters, multipliers, ALUs, etc. Each of these fixed functional units may be connected to other functional units by means of an EEPROM switch matrix. The switch matrix provides flexibility and can easily be reprogrammed, but a large number of standard functional blocks must be anticipated to provide true flexibility, most of which would be unused for any given chip function.

An object of the present invention is to provide a programmable logic device architecture which makes good use of chip area, and combines functional flexibility with speed.

Disclosure of the Invention

The above objects have been met with a programmable logic device having a plurality of programmable
functional units, each of which is similar to a PLA. Two
fixed sets of conductive lines, one set permanently connected to the outputs of functional units, the other set
permanently connected to the inputs of functional units,
form programmable interconnection matrices where the two
sets of conductive lines cross. Further, any of the input pins can be programmed to connect to any input of any
functional unit. Each of the output pins is directly
connected or ganged to an output of a functional unit.

Each interconnection matrix selectively connects the lines for each output of a functional unit to the lines for each input of the same or other functional unit. Typically, lines are connected by closing a switch, such as an EPROM or EEPROM. Each functional unit may be configured like a conventional PLA with a number of inputs and outputs, AND and OR arrays, and possibly feedback lines, dedicated units and registers, edge triggered or enabled by a level. The OR array may be only

WO 90/13982 PCT/US90/02562

partially populated with programming links. Some of the functional units can be PALs, an EPROM memory, a discrete-logic comparator and the like.

-4-

5 Brief Description of the Drawings

> Fig. 1 is a schematic showing the basic structure of a programmable logic device of the present invention.

Fig. 2 is a schematic of a functional unit in 10 the device of Fig. 1.

Fig. 3 is a schematic of an interconnection matrix in the device of Fig. 1.

Best Mode for Carrying out the Invention

With reference to Fig. 1, a programmable logic 15 device includes a plurality of functional units 20-28. Preferably, the functional units 20-28 are arranged in a matrix of rows and columns. In the example given in Fig. 1, 9 functional units are shown, but the actual number may vary from device to device. Each functional unit in-20 cludes a set of inputs 29 and a set of outputs 30. In the example in Fig. 1, each functional unit 20-28 has 12 inputs and 9 outputs. However, the number of inputs and outputs from the functional units may vary from device to device or within a device from functional unit to func-25 tional unit. Each functional unit performs one or more logic functions which when combined with logic functions from itself and other functional units produces the more complex function of the overall programmable logic device. 30

The programmable logic device also includes a first set of conductive lines, represented by the vertical lines 31 of multiplicity 9, which are permanently connected to the outputs 30 of functional units 20-28. Similarly, the device includes a second set of conductive lines, represented by the horizontal dashed lines 32 of multiplicity 12, which are permanently connected to the input lines 29 of functional units 20-28. Since each of

35

5

10

15

20

25

30

35

-5-

the conductive lines either of the first set 31 or of the second set 32, is connected to the outputs or inputs of a particular functional unit, the multiplicity of these lines exactly matches the number of inputs or outputs of each functional unit. By the term "multiplicity" we mean that each of the lines and dashed lines represented in Fig. 1 is in actuality a collection of conductive lines whose number is indicated by the multiplicity. Thus the vertical solid line indicated by reference numeral 31 actually represents 9 conductive lines, each of which is connected to an output line 30 from functional unit 20. Likewise the horizontal dashed line indicated by reference numeral 32 is in actuality 12 conductive lines each permanently connected to an input 29 of functional The actual multiplicity of each of the lines will depend on the number of inputs and outputs for each functional unit 20-28.

The two sets of conductive lines 31 and 32 cross at various areas of the programmable logic device to form programmable interconnection matrices 33. example given in Fig. 1, since one set of lines has a multiplicity of 9 and the other set of lines has a multiplicity of 12 the intersection of these two sets of lines forms matrices with 12 x 9 or 108 programmable crossings. Each of the crossings may be programmed to conduct or not conduct from one line to another by switches from one of a number of technologies. For example, each crossing into an interconnection matrix may be mask programmed at a Fab facility in accordance with a user's instructions by forming VIAs between two levels of crossing lines. Alternatively the interconnection matrices may be field programmable by providing conductive fuses which may be broken by a user. Preferably, however, the interconnection matrices are field programmable and erasable by providing EPROM or EEPROM switch transistors.

The programmable logic device also includes a set of input pins 34a and 34b. By "pins", we mean not only DIP-type pins but also other input and output con-

WO 90/13982 PCT/US90/02562

-6-

structions known in the art, such as the metallized contacts of flat chip carriers. In the example in Fig. 1, 16 input pins are provided. However, the number of input pins may vary from device to device. The sets of input pins 34a and 34b are permanently connected to conductive input lines 36a and 36b disposed to cross the second set of conductive lines 32. The crossings of input lines 36a and 36b with conductive lines 32 form programmable interconnection matrices 38. In Fig. 1, each of the interconnection matrices 38 is a 12 by 8 matrix of line crossings which may be made conductive by mask programming, fuse programming or switch programming with EPROMs or EEPROMs. In this manner each of the input pins 34a and 34b is selectively connected to any of the inputs 29 of functional units 20-28.

5

10

15

20

25

30

35

The programmable logic device also includes sets of output pins 40a through 40h. The number of output pins in each set may vary from set to set and from device to device. However, any number from 4 to about 9 pins per set is typical. Each of the output pins 40a and 40b is directly connected to an output line 30 of a functional unit 20-28. Input and output pins need not be distinct, as represented by line 47 connecting the pair of pins 34a and 40a. Accordingly pins 40a are input/output pin.

With reference to Fig. 2, some or all of the functional units 20-28 in Fig. 1 may be programmable logic arrays. As is known in the art a programmable logic array includes a programmable AND array 48 and a programmable OR array 50. These two arrays 48 and 50 combine to provide a two-step combinatorial logic. The PLA has a plurality of input lines 29a, 29b . . ., 291 and a plurality of output lines 30a, 30b, . . . , 30i. In the present example, the number of input lines is 12 and the number of output lines is 9, but the actual number may vary from device to device and from functional unit to functional unit. The number of input and output lines is however considerably smaller than that of prior

5

10

15

programmable logic devices using a single AND array and a single OR array for performing complex logic functions, since the programmable logic device architecture of the present invention breaks down the complex function into a number of simpler functions carried out by each programmable functional unit.

Each input line 29a-1 passes through a pair of gates 52 and 54 which provide complementary signals. EAch horizontal dashed line represents an AND gate, called a "product line". Each product line 56 is selectively connected to AND gate inputs 57 through programmable links 58. Links 58 may be mask programmed, fuse programmable or switch programmable. Each of the product lines 56 intersects OR input lines 60 leading to EXOR gates 62. Each intersection of a product line 56 and an OR input line 60 forms a programmable link 63 which again may be mask programmed, fuse programmable or switch programmable.

In the functional unit in Fig. 2 the output from EXOR gates 62 may be either directly connected to 20 output lines 30a-i or connected through a flip-flop 64, the selection being made with a switch 63. Flip-flop 64 is a D-type flip-flop whose clock signal is determined by one of the product lines 56 connected via clock line 66. D-type flip-flops are commonly used in programmable logic 25 devices to provide registered outputs. Other types of flip-flops and latches may also be used as well as feedback lines to either the AND array 48 or to input lines 29a-1. While functional units are preferably of the programmable logic array type, with both programmable AND 30 and programmable OR arrays, they may also be of the other programmable logic device types with either fixed AND or fixed OR arrays.

OR arrays are useful because they allow twostage logic to be used. PALs, with fixed ORs, also do
this but at the expense of not being able to use product
terms for multiple ORs. Product terms of PALs are committed to specific ORs and a product term not used in one

5

10

15

20

25

30

35

AND/OR function cannot be used in another which may need extra ORs. A fixed OR is however faster and thus PALs trade off function for speed. Programmable OR terms in PLAs are slow because of the capacitance of the switches.

In the OR array 50 of Fig. 2, the product lines 56 connect to subsets only of OR gate input lines 60. other words, the input lines 60 are only partially populated with programmable links 63 to product lines 56. For example, a typical arrangement for an AND/OR array includes 12 AND input lines, 44 product terms, 27 OR gate input lines (including input lines to latches or flipflops 64) and 9 output lines. The OR gate input lines are grouped into threes, with two lines leading to an EXOR gate 62 and the third line serving as a clock for latch 64. One possible arrangement of partially populated programmable links staggers the programmable links so that the first 12 product terms are connectable to the first group of three groups of three OR input lines, product terms 5-16 are connectable to the second group of OR input lines, product terms 9-20 are connectable to the third group of three groups of three OR input lines, and so forth, with the last 12 product terms 33-44 connectable to the ninth group of three groups of three OR input lines. Other partially populated arrangements of programmable links can also be constructed.

There are some frequently used arithmetic and logic functions which cannot easily or quickly be done with a small number of product terms using an AND/OR array. Addition and testing a result for zero are two examples. Consider, for example, the addition of two numbers A and B to obtain a sum S. The nth bit of the sum S_n is $S_n = (A_n \cdot B_n \cdot OR \cdot A_n \cdot B_n) \cdot EXOR \cdot C_{n-1}$, where $C_{n-1} = A_{n-1} \cdot B_{n-1} \cdot OR \cdot A_{n-1} \cdot C_{n-2} \cdot OR \cdot B_{n-1} \cdot C_{n-2}$ is the carry in from a previous computation stage. The carry term can be calculated sequentially, i.e. by a "ripple carry", by feeding the previous carry term back into the array. To help carry out this calculation without using up large numbers product terms or considerably slowing the func-

5

10

15

20

25

30

35

tional unit, specialized units with dedicated logic may be included at the output of the sum terms. Such specialized units would only be used where needed and be programmably linked to the remainder of the AND/OR array by EPROM switches or the like.

Functional units 22-28 for providing complex control logic need not comprise only programmable logic arrays like that seen in Fig. 2. For example, an EPROM memory with a set of inputs for address, write and enable and the like, as well as a set of outputs for data, may be connected to the same sets of conductive lines 31 and 32 as other functional units. Similarly, dedicated logic structures, such as an arithmetic logic unit with inputs for operands and operators, and outputs for operation results or a byte comparator circuit, may be connected in the same manner. Such an arrangement could, for example, integrate central processing units with their glue logic on the same chip. However, to prevent a reduction in device flexibility only a few of the functional units should be logic or memory circuits instead of PLAs or PALs.

Fig. 3 shows an interconnection matrix 33. Interconnection matrices 38 and 44 in Fig. 1 are of similar construction. Any of the first set of conductive lines 31, i.e., the conductive lines permanently connected to outputs 30 of functional units, shown in Fig. 3 as solid vertical lines 31a-i can be connected to any of the first set of conductive lines 32 i.e. those lines permanently connected to inputs 29 of functional units and shown as dashed horizontal lines 32a-1. Connection is made usually by closing a switch. In some cases, for example with fuses, the switch is closed until it is explicitly opened while with other switches such as EPROMs and EEPROMs the switch is open until it is explicitly closed. One hundred and eight switches 66 are shown in Fig. 3. The number of switches will vary from interconnection matrix to interconnection matrix, depending on the multiplicity of conductive lines 31 and 32.

WO 90/13982 PCT/US90/02562

-10-

The programmable logic device architecture of the present invention achieves a large amount of functional flexibility combined with high speed and low cost by providing individually programmable functional units, with a fixed set of wiring forming interconnection matrices which also can be individually programmed.

Claims

1. A programmable logic device comprising,

a plurality of functional units, each functional unit having a set of inputs and a set of outputs, each functional unit being individually programmable for carrying out one or more specified logic functions, each functional unit being a programmable logic device with an AND array and an OR array connected to the AND array,

a first set of conductive lines, each line of said first set being permanently connected to an output from an OR array of one of said functional units,

a second set of conductive lines, each line of said second set being permanently connected to an input to an AND array of one of said functional units,

wherein said second set of conductive lines cross said first set of conductive lines, areas where said first and second sets of conductive lines cross forming at least one programmable interconnection matrix, said at least one matrix including programmable links at the intersections of each conductive line of the first set with a conductive line of the second set, each of said links being selectively openable and closable so as to connect any output of any functional unit to any input of any functional unit,

a plurality of input pins, each input pin being selectively connectable to at least one conductive line of said second set, and

a plurality of output pins, each output pin being permanently connected directly to one conductive line of said first set.

2. The device of claim 1 wherein said functional units comprise programmable logic arrays, both said AND arrays and said OR arrays of said functional units being programmable.

WO 90/13982 PCT/US90/02562

-12-

- 3. The device of claim 1 wherein said programmable logic devices further include registers programmably connected between said OR array and said set of outputs.
- 4. The device of claim 1 wherein said functional units and said interconnective matrices are switch programmable and erasable.
- 5. The device of claim 1 wherein said OR array is connected to said AND array via product lines leading from said AND array, said product lines being connectable to subsets of OR gate input lines of said programmable OR array.
- 6. The device of claim 1 wherein said plurality of functional units are arranged as a matrix of functional units.

7. A programmable logic device comprising,


a plurality of functional units, each functional unit being programmable to perform a portion of an overall logic function, each functional unit having a set of inputs, an AND array connected to said set of inputs, an OR array connected to said AND array, and a set of outputs connected to said OR array,


a matrix of conductive lines, said conductive lines including a first and second set of lines which cross one another at programmable interconnection points, each interconnection point having a selectively openable and closable link so as to connect a line of said first set to a line of said second set, each line of said first set being permanently connected to an output of one of said functional units, each line of said second set being permanently connected to an input of one of said functional units, whereby said plurality of functional units are programmably connectable to one another through said interconnection points to combine said portions of said overall logic function,


a plurality of input pins, each input pin being selectively connectable to at least one conductive line of said second set, and

a plurality of output pins, groups of said output pins being ganged to said sets of outputs of said functional units.

- 8. The device of claim 7 wherein both of said AND and OR arrays in said functional units are programmable.
- 9. The device of claim 7 wherein said functional units and said links at each interconnection point of said matrix are switch programmable and erasable.
- 10. The device of claim 7 wherein said OR arrays in said functional units are only partially populated with programmable links.







INTERNATIONAL SEARCH REPORT

International Application No. PCT/US90/02562

I. CLASSIFICATION OF SUBJECT MATTER (if several classification symbols apply, indicate all) 6											
According to International Patent Classification (IPC) or to both National Classification and IPC											
IPC(5) H04Q,1/00											
U. 5151.5	S. GL.	340/825.8									
	JO SEARCI										
Classificat	tion System	Minimum Docu	mentation Searched 7								
			Classification Symbols								
U.S. CL. 307/239,253,254,255,25											
		340/825.79-825.96	379/306								
			12.								
		Documentation Searched other	er than Minimum Documentation nts are Included in the Fields Searched 8								
		·	ms are included in the Fields Searched								
			-								
III. DOCUMENTS CONSIDERED TO BE RELEVANT 9											
Category *		on of Document, 11 with indication, where a	ppropriate of the relevant passages 12	Relevant to Claim No. 13							
	l										
Α	US,A (See	A, 4,207,556, SUGIYAMA et e entire document)	al., 10 JUNE 1980	1-10							
Y	US,A	A, 4,763,020 TAKATA et al e column 4, line 47)	., 09 AUGUST 1988	1-10							
	(55)	.,									
1											
ŀ			1								
1											
-											
		f cited documents: 10	"T" later document published after the	international filing date							
"A" docui consi	ment definin idered to be	g the general state of the art which is not of particular relevance	or priority date and not in conflict cited to understand the principle of	with the application but or theory underlying the							
"E" earlie	r document	but published on or after the international	invention "X" document of particular relevance;	the claimed invention							
filing "L" docu		may throw doubts on priority claim(s) or	cannot be considered novel or ca involve an inventive step	annot be considered to							
which	is cited to	establish the publication date of another pecial reason (as specified)	"Y" document of particular relevance;	the claimed invention							
"O" docur	ment referrin	g to an oral disclosure, use, exhibition or	document is combined with one or	more other such docu-							
otner	means	ed prior to the international filing date but	ments, such combination being obv in the art.								
	later than the priority date claimed "&" document member of the same patent family										
V. CERTIFICATION											
Date of the	Actual Comp	letion of the International Search	Date of Mailing of this International Search	h Report							
05 TINE 1000											
05 JUNE 1990 15 AUG 1990 International Searching Authority Signature of Authorized Officer 1990											
nternational	searching A	Kutnority	Signature of Authorized Officer NANA	to Nguyeu							
ISA/	IIS		TO HILYSSES WEI DON NGUYALI N	GOC-EO							
エンハ/	<u> </u>		TITERNAT	IONAL DIVISION							