

(19) (KR)  
(12) (B1)

(51) 。 Int. Cl. <sup>7</sup> (45) 2003 03 15  
H03K 3/037 (11) 10 - 0375907  
(24) 2003 02 28

(21) 10 - 2001 - 0017989 (65) 2001 - 0095330  
(22) 2001 04 04 (43) 2001 11 03

(30) 0008080.4 2000 04 04 (GB)

(73) 가 가 가 22 22

(72) 28 22  
44 124

(74)

:

(54)

(3) D (3) (4) (1,2) .  
(4) 가 CK !CK Q (3) D  
G가 R (3) .



4:

5:

6, 7:

(VLSI) , 가 (DSP) .

Horowitz and Hill, "The Art of Electronics", Cambridge University Press, 2<sup>nd</sup> Edition, 1989

D (0)

(1)

US 4 542 301 US 4 612 659 " " " " AND US 4 785 297 NAND

1 D (1 2) CMOS . 1 2 CK !CK 2 "NAND" .

Nn Np

가

US 4 746 915 , US

가

1 , 1 1 가

2 , "ORing"

US 5 12

8 974 , (stage)

"D " ,

( " " ), 가 , "

"가" . "D" "D" . D "D" .

D D D .

1 , N , i (i+a) a 1 - ; (i - 1)

D (gating circuit) - 1 < i (N - a) -

D D .

D 가

i D (i+a)

i D (i+a) D

D (cascade)

(i - a) 가 (i+1) D

- (1+a) < i N - (switching arrangement)

i D (i - 1) D

D i D , (i+1)

1 (1+a) D ;

1 1 D

N ; (N - 1) , D D

1 D 1 2 2 1 D

1 , D  
.  
,  
3 . 1 , 1  
1 4  
. 4  
D .

1, 2, D  
5.  
D 1 2 . 2, D  
(gated inverter) .

1. 가 - - .  
CMOS .

2, 1.

3 , 2 가 .


4 , 1 가 .

가 가 .

.  
.

10 20

3 2 (1 2) (3) Q, !Q (1) D (3) (4) Q R  
 (1) (4) (4) CK CK !CK CK, !CK 3  
 (4) (4) (3) G, !G (G) (3) CK (D) O  
 (1) CK (2) !CK (4) ! CK CK  
 4 N (1, 2) (1) G, !G SP, !SP (1) CK, !CK (1, 2) R O  
 2 R N Q  
 4 4 5 (1, 2) (3) O O  
 (1, 2) (4)  $t_n$  , 1 SP가 CK (4) (4) O CK 가 (3)  $t_n$  , (4) Q 가 (2) (4)  $t_n$  , SP 가 1 (1) CK 가 Q가  
 $t_n+1$  , 2 (2) (4) O !CK 2 (3) Q 3 (4) Q 가 2 Q (4) O 1 R Q  
 5  $t_n+2$  3 (4) O CK 3 Q 가 4 (4) 2 (3) 1 (3) 1



17 G (3) CK 가 , (6) Q (7)  
 Q RG (3) GR R ,

가 G (3) CK , (6, 7) 17 Q (3)  
 R GR (3) Q , Q  
 N , 1 N , 1

(6,7) 2 1 2

18 CMOS 1 , ,  
 (2) CK !CK  
 (4)가  
 , (!0) !R " (active low)"

(4) N M1, M3 M7 P M2 M4 M1 M3  
 !O , 가 1 !CK CK M1 (4)  
 M2 , vdd 가 !G  
 M7 M4 M3 1 vdd !G M4 M7  
 2 vss !G

D (3) N M5, P M6 M13, M8, M10,  
 M12 N , 2 M5 M6 M9, M11  
 P (1) Q (4) (10)  
 M5 M6 M8 - M12

M11 가 G M10 !G  
 , , ,

M13 1 vdd (4) !O  
 M13 M12 (3) !R



18  
가 , , , IO (4) M2 M4 !O 가 M7 CK !CK M1 M3가 가 .  
(3)  
가 G !G가 M3  
M1 M4 M2 !O !CK  
CK가 !CK가 M1  
M2 vdd !O M1 CK !CK가  
M1 M3 M4 M1 M1 vss !O (pull)  
가 M1 M2  
D (3) !O가 (3) !Q  
(4) 1 M13 !Q , 1 Q가 D  
M12 가  
G가 (3) Q !Q가  
(4)가 !O  
M13  
G가 (3) (4)  
(4) !O (3) Q  
19 15 18  
1.25 $\mu$ A/V<sup>2</sup> 5MHz  
19  
15  
20 (1) (non - gated type), "  
" M10, M11 M12가 18 가  
M8 M9가 M1 M13 가 , Q  
G가 , 가 ,

21 20 M2가 (4)  
!O M9  
M1 CK 가 !O M9  
M13 !O 1/2

22 M14 - M21 18  
LR !LR LR !LR 가 LR !LR  
LR !LR !G G (11)

23 N M (40)  
(43) (41) 0 (42)  
(45) (46) (44) (42) 3 22  
(45) 3 22 (

45)

, 가 가 가

(57)

1.

N (stages),

i

(i+a), D - a 1  
-;

(i - 1) D (gating circuit) - 1 < i (N - a) -

2.

1, D D

3.

1, D

4.

1,  $i$  D  $(i+a)$

5.

1,  $i$  D  $(i+a)$  D

6.

1, D

7.

6, (cascade)

8.

1,  $(i-a)$  가  $(i+1)$  D ,

(switching arrangement) -  $(1+a) < i \leq N$

9.

8, .

10.

1,  $i$  D  $(i-1)$  D

11.

8  $(i+1)$  D  $i$  D ,

12.

1, 1

$(1+a)$  , D ;

D

13.

8 , 1 1 D

14.

1 , N

, D D ;

(N - 1) D

15.

1 , , (consecutive pairs of stages)

16.

1 , , D 1 D

17.

16 , 2 , 1 , 1

18.

17 , 2 , D

19.

16 , 1 , D

20.

19 , ,  
1 3

21.

20 , 1 , 1 1  
4 .

22.

21 , 4 , D  
.

23.

16 , 1 5 , 2 , D  
.

24.

2 , D 1 2 .

25.

24 , 2 , D  
(gated inverter) .

26.

24 , 1 , 가 - -  
.

27.

1 , CMOS .

28.

1 , .

29.

1 .

30.

29 , .

31.

30 , .

32.

30 , .

33.

32 , .

34.

29 .

35.



1 .

36.

35 , .

37.


35 , .









4




5




6





7




8




9







11



12




13







14





15




16




17




18




19




20



21







23

