

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
22 November 2001 (22.11.2001)

PCT

(10) International Publication Number
WO 01/88714 A1

(51) International Patent Classification⁷: **G06F 12/00**

(21) International Application Number: PCT/US01/15592

(22) International Filing Date: 15 May 2001 (15.05.2001)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
09/572,641 17 May 2000 (17.05.2000) US

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.

(84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

(71) Applicant and

(72) Inventor: **KARABATSOS, Chris** [US/US]; Kentron, Inc., 155 West St., Wilmington, MA 01887 (US).


Published:

— with international search report

(74) Agent: **WHITE, Mark**; 57 Bedford Street, Suite 103, Lexington, MA 02420 (US).

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: MULTIPLE ACCESS PER CYCLE IN A MULTIPLE BANK DIMM



(57) Abstract: A computer memory system provides a double data rate (DDR) memory output while requiring memory chips with only half the frequency limit of the prior art DDR memory chips. The system contains a first bank memory bank 101 having data lines 106, and a second memory bank 102 having data lines 107. A basic system clock generates a delayed clock by means of a phase locked loop 140, or other phase shift device. The data lines of the first memory bank are connected with the data bus 116 in synchronism with the clock signal 104, while the data lines of the second memory bank are connected with the data bus 114 in synchronism with the delayed clock signal 105. As a result, the data bus is never connected to the data lines of both memory banks at the same time, but rather, the data bus is alternately connected with the first data bank and then the second data bank.



WO 01/88714 A1

MULTIPLE ACCESS PER CYCLE IN A MULTIPLE BANK DIMM

PROSECUTION HISTORY

This application claims priority based on the filing of provisional applications
5 filed on 6/22/99, application number 60/141,219 and on 5/17/99, application number
60/134,511.

FIELD OF THE INVENTION

The present invention relates to providing increased data access speed in
computer memories without increasing the basic clock rate of the memory.

DESCRIPTION RELATIVE TO THE PRIOR ART**TERMINOLOGY**

Throughout this description the following terms are used:

DIMM = Dual In line Memory Module

SDRAM = Synchronous Dynamic Random Access Memory.

15 DDR = Double Data Rate. Data bit duration equals one half the period of the
clock frequency. Two bits of data are used in one period of the base clock. See
Figure 1 B.

DBR = Double Bus Rate.

SDR = Single Data Rate.

20 DBF = Data Bit Frequency. The number of bits per second per pin. Referred to
as xx bit/sec/pin.

DR = Data Rate. The Data Bit duration equal to one period of the base clock.

See figure 1 A

DEFINITION: DOUBLE BUS RATE (DBR)

For the purpose of description through out this document, the term DBR™ (Double Bus Rate) will be used. Double Bus Rate means that the Data Rate out of and into a BUS system will be double of what each individual chip connected to the BUS delivers at its operating clock frequency.

5 PRIOR ART

The desire for increased throughput in a memory subsystem requires that the memory devices perform at higher speeds. Normally, a memory chip of the single data rate type SDR operating at a certain base frequency will produce data rate DR of one period of the base frequency. A DR of 100 MHz means that the duration of each data
10 bit will be equal to one period of the 100 MHz frequency which is equal to 10 nanoseconds. The data bit pulse- width coming out of the DRAM chip will be one period of the base clock. Therefore, as shown in figure 1 A, the actual frequency[MPW1] of any data bit alternating between 1 and 0 when the base clock is 100 MHz is 50 MHz.

15 As it pertains to the memory chip packaging configuration used today, in order to meet a desired DATA BUS width, a cluster of memory chips, such as SDRAMs, are assembled together on a printed circuit board. (The smallest bus-width is the actual number of bits coming out of a single SDRAM chip in a cluster of one). These boards are configured in several forms, known as SIMMs, DIMMs, SODIMMs, RIMMs, etc.
20 However, for the sake of brevity, the term DIMM will be used hereinafter to refer to any or all of these different types.

The prior art DIMM module of 168 pins, (the design applies to any DIMM of any other pin count, or any other package known by any other name), currently uses (as

defined by the JEDEC¹ Committee) 72 Data bits bus, Control lines, Address lines, Power and Clocks. The present modules as defined by the JEDEC standard can accommodate up to two Banks or Rows of SDRAM chips. Other configurations of banks are also used depending on the system architecture. The selection of the Banks is

5 controlled by a single Chip Select (CS) line or a combination of the Chip Selects and other control lines. The DIMM module is either a Register or Non-Register configuration. In a Register configuration all the Address and Control lines are latched into a Register first before they are presented to the devices to be selected for operation. In a Non-Register[MPW2] configuration the Address and Control lines are wired

10 directly from the input tabs of the DIMM to the devices. Either configuration can have a Phase Locked Loop (PLL) for clock synchronization or utilize the clock presented to the DIMM by the system. As shown in figure 1 A, with a clock of 100 MHz for the base operating frequency of the memory chip, the module can only produce a maximum DR of 100 MHz. If the clock frequency is raised to 133 MHz, and the SDRAM devices

15 on the DIMM operate at 133 MHz, the maximum DR is increased to 133 MHz. In order to achieve 200 MHz DR, the SDRAM chips must operate at the base frequency of 200 MHz. To have SDRAM chips operate at higher frequencies requires development dollars, time and improvements in silicon speed and processing. Density and speed interfere with each other. When the density increases, the speed decreases simply

20 because many levels of interconnection are required for the circuitry and thus more delay is introduced to the circuit path. Also the implementation of high speed and high density within the silicon becomes very difficult, and in some cases, prohibitive.

In prior art designs of the DIMM[MPW3] utilizing SDRAM devices operating

¹ Joint Electron Device Engineering Counsel.

at 100 MHz clock rates, the design is easily implemented with the commonly used Printed Circuit Board (PCB) physical properties and line widths.[MPW4] Therefore, designing a DIMM memory module with base clock frequency of 100 MHz is quite simple to produce with the current technology. The problem appears when one is trying
5 to produce devices that operate at 200 MHz base clock frequency.

Referring now to Figure 2, it is seen that, in the prior art, two identical memory chips 100, 102, are controlled by the same 100 MHz clock at clock input A 104, and clock input B 106. The single bit output 106 of chip A is connected to the corresponding output 107 of chip B. Only one chip is allowed to operate at any given
10 time with the other chip isolated to high impedance by internal chip circuitry at the outputs 106, 107. The Chip Select (CS) input of Chip A 120 allows Chip A to access the data, and the corresponding input 121 does the same for chip B. This architecture is the basis for building DIMM modules with prior art.

Both of the chips above are operating from the same clock. The data bit at pin
15 D 102,107 will either come from chip A or chip B. Referring now to Figure 2B, the clock which appears at the input pin of chip A 104 and chip B 105 has a 100 MHz frequency. A typical clock cycle begins at t1 with an positive-going signal, and ends at t2, 10 nanoseconds later. A typical data signal, shown as Figure 2C, is synchronized with the data signal, so that a data "one" condition begins at t1, and ends at t2, while the
20 following data "zero" begins at t2 and ends at t3. It should be noted that the highest bandwidth data signal which be processed by this system is one with alternating ones and zeros. Still referring to figure 2C, it is seen that such a data signal has a frequency of one-half the clock frequency, although the data rate, measured in bits per second, is the same as the clock rate.

As a result, the highest data rate DR delivered to a memory bus of the prior art system is equal to the data rate that the memory chips A or chips B can deliver by design.

The JEDEC group has developed an architecture wherein one bit of data has duration of validity equal to one half the period of the base clock frequency. This scheme is called DDR for (Double Data Rate). A DIMM designed with such SDRAM devices is called DDR DIMM. Although such DDR memories are currently in existence, they require memory chips operating at twice the clock frequency. Such high speed memory chips are expensive and difficult to produce.

Referring now to Figure 1A through 1C, the rates of the various signals described herein are shown. Referring now to the first such waveform, a 100 MHz clock is shown Fig 1A, together with a typical data bus signal (a single bit only is shown for illustrative purposes) of the prior art DIMM, in Fig 1B. Each data bit begins in synchronism with a positive-going edge t1 of the clock signal. This waveform is typical of the SDR configuration of the prior art.

In comparison, the DDR data bus of the prior art operates at twice the SDR rate. Referring now to Figure 1C, each data bit of the DDR data signal begins with either the positive-going edge t1 of the clock signal, or the negative-going edge t12 of the clock signal.

Presently, the devices used incorporate a 100 MHz base clock frequency, and a 100 MHz Data Bit Frequency of the DDR type. For the purposes of this description these devices will be called SDRAM DDR devices (100,100). The current invention will disclose a system which produces 400 MHz DR and 200 MHz Data Bit Frequency utilizing SDRAM chips (100,100). This system is called the Double Data Rate /

Double Bus Rate (DDR/DBR.) system.

Using the technique of the current invention described herein, a DR of 400 MHz, or 200 MHz DBF is produced at the data bus using a 100 MHz clock frequency.

Using the prior art, in comparison, the fastest speed achievable with existing SDRAM devices is the speed of the SDRAM device itself. By using the techniques described herein, however, existing SDRAM devices, whether SDR or DDR, will produce double the device's DR on the data bus. See figure 1 C-F

SUMMARY OF THE INVENTION

It is the general object of the current invention to provide a DDR memory architecture using SDR memory chips. It is a further object of this invention to combine DDR memory chips to provide a quad-speed output.

In accordance with one aspect of the current invention, a computer memory system with a data bus includes a first bank memory bank with data lines; a second memory bank having data lines; and a clock signal having a multiplicity of cycles, each having a start, and a period p ; In addition, the system includes a first switching means to connect the data lines of the first memory bank with the data bus beginning at the start of each cycle, and lasting for a time $p/2$, and a second switching means to connect the data lines of the second memory bank with the data bus beginning at $p/2$ after the start of each cycle, and lasting for a time $p/2$ thereafter.

In accordance with a second aspect of the invention, the computer memory system also includes a delayed clock signal at a phase 180 degrees relative to the clock signal, with the second switching means synchronized with the delayed clock signal.

According to a third aspect of the invention, the system includes a motherboard, and the means to generate the delayed clock signal, the first memory bank, the second

memory bank, the first switching means, and the second switching means are all located on the motherboard.

According to a fourth aspect of the invention, the system includes one or more DIMM boards, and the means to generate the delayed clock signal, the first memory
5 bank, the second memory bank, the first switching means, and the second switching means are located on the DIMM boards.

According to a fifth aspect of the invention, the first switching means includes first FET switch, the second switching means includes a second FET switch.

According to a sixth aspect of the invention, the first FET switch includes a control
10 input, a first side connected with the data bus, and a second side connected to the data lines of the first memory bank. In addition, the second FET switch further includes a control input, with a first side connected with the data bus, and a second side connected to the data lines of the second memory bank.

According to a seventh aspect of the invention, the first switching means includes a
15 first data enable signal operating on a first memory chip, and the second switching means includes a second data enable signal operating on a second memory chip.

According to an eighth aspect of the invention, the system also includes a circuit having an input and an output, with the input connected to the clock signal, and the delayed clock signal the output, selected from the group which consists of wire length
20 delay circuits, skewed output driver delay circuits, cascaded PLLs delay circuits, skewed output PLL delay circuits, external to PLL delay circuits, passive element delay circuits, and programmed delay lines.

According to a ninth aspect of the invention, a computer memory system having a data bus, includes a first bank memory bank having data lines, a second memory bank

having data lines, and a clock signal having a multiplicity of cycles, each having a start, and a period p . It also has a first switching means to connect the data lines of the first memory bank with the data bus beginning at the start of each cycle, and lasting for a time $p/4$, and starting again at $p/2$ after the start of each cycle, and lasting for a time $p/4$. It further has a second switching means to connect the data lines of the second memory bank with the data bus beginning at $p/4$ after the start of each cycle, and lasting for a time $p/4$, and starting again at $3p/4$ after the start of each cycle, and lasting for a time $p/4$.

BRIEF DESCRIPTION OF THE DRAWINGS

These, and further features of the invention, may be better understood with reference to the accompanying specification and drawings depicting the preferred embodiment, in which:

Figure 1A depicts a system clock waveform.

Figure 1B depicts a typical SDR data stream.

Figure 1(c) depicts a typical DDR data stream.

Figure 1D depicts a delayed clock 90 degrees out of phase with the system clock.

Figure 1E depicts a typical quadruple data rate data stream output from one memory bank of the current invention.

Figure 1F depicts a typical quadruple data rate data stream output from the other memory bank of the current invention.

Figure 2A depicts the simplest embodiment of the current invention.

Figure 2B depicts a typical system clock used in the SDR memory system.

Figure 2(c) depicts the SDR output onto the data bus of the prior art.

Figure 3A depicts a circuit diagram of the preferred embodiment of the present invention.

Figure 3B depicts a DDR data stream of the preferred embodiment.

Figure 3C depicts a system clock used in the preferred embodiment.

5 Figure 3D depicts the output of memory bank A of the preferred embodiment.

Figure 3E shows the delayed clock used in the preferred embodiment.

Figure 3F depicts the output of memory bank B of the preferred embodiment.

Figure 4A depicts a circuit diagram of an alternate embodiment of the present invention.

10 Figure 4B depicts the system clock used in the alternative embodiment of the present invention.

Figure 4C depicts the delayed clock used in the alternative embodiment of the present invention.

15 Figure 4D depicts the data stream output from bank A of the alternate embodiment.

Figure 4E depicts the data stream output from bank B of the alternate embodiment.

Figure 5A depicts a system clock for reference in the modified DBR embodiment.

20 Figure 5B depicts a DBR output.

Figure 5(c) depicts the output of DBR memory bank A in the modified DBR embodiment.

Figure 5D depicts the output of DBR memory bank B in the modified DBR embodiment.

Figure 5E depicts the data bus data stream resulting from the modified DBR embodiment.

Figure 6 depicts a phase-locked loop (PLL).

Figure 7 depicts a skewed PLL.

5 Figure 8 depicts an embodiment utilizing currently-available DIMMs as memory banks.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

In the following discussion, the operation of a single bit of memory is shown; with the understanding that a typical computer memory may have 64 or 72 bits. The operation of the single bit may be extrapolated to include the 64 or 72 bits which make
5 up a single memory read or write. In reality, a single memory chip will have 8 bits or more, and 8 or 9 memory chips will be required to form a single memory word. But for simplicity and clarity of the description following, a single chip, with a single bit output, will be used.

Referring now to figure 3A , memory chips A 100 and B 102 are enabled and
10 they are allowed to operate with their respective clocks, clock A 104, and clock B 106, both operating at 100 MHZ. Clock B in this example is shifted or delayed from the other by one half period, as seen in Figure 3C. At the output of each data bit a FET switch is inserted in series. FET switch A 110 corresponds to memory chip A, and FET switch B 111 corresponds to memory chip B. The output 108 of memory chip A is
15 connected to the input of FET switch A 110. FET switch A is controlled by enable signal A 112. The output of memory chip B is similarly switched by FET switch B 113. The outputs of FET switch A 116 is connected to the output of FET switch B 114. In the preferred embodiment the two outputs are connected to a tab of the DIMM, which tab can be part of a wider Data Bus.

20 When a FET switch is enabled, the data path through the switch presents very negligible delay to the signal. When the switch is disabled, the data path is high impedance and no signal can travel through it. In the following example, the data stream on the data bus is shown as Figure 3B. The clock, shown in Figure 3C, has a period p equal to $t_3 - t_1$. Referring now to Figure 3D, which shows the output of FET

switch A, it is seen that when FET switch A 110 is enabled at t1, and allowed to stay enabled for one half period, until t2, and then switched off until t3, the output of memory chip 1 will be connected to the data bus 114, 116 for only one-half period.

Referring next to Figure 3F, which shows the output of FET switch B, when, at the next half period and beginning at t2, FET switch B is enabled, and allowed to remain enabled for one-half a period until t3, and then switched off for a half-period, the output of memory chip B will then be connected to the data bus 114, 116 for the other half-period. As the process continues, the data bus is connected alternately between memory chip A and memory chip B, resulting in two data bits on the data bus in each clock period p. The result is in accordance with the DDR standard, that is, the data rate on the bus is twice the data rate of the standard, SDR system.

Although there are prior art devices which produce DDR output, the current invention discloses a method whereby DDR operation is accomplished with single data rate memory chips. The individual memory chips continue to operate at SDR speed, with one data bit output every clock cycle. By reducing the duration of the memory chip data output to one-half the clock period, however, it becomes possible to use the other half-period to output the data from a second memory chip. The FET switches, by reducing the sampling time to one-half the actual data time of the corresponding memory chip, in effect double the bandwidth of the memory chip itself.

20 SECOND PREFERRED EMBODIMENT

If memory chips A and B operate by design at DDR speed, each producing output data at a rate equal to the basic clock rate, then by applying a clock to chip B further by $\frac{1}{4}$ period and applying the FET switching which maintains the data to the data bus valid for one-quarter a clock period, four data bits are passed to the data bus

within one period of the clock. The outputs of the FET switches in this embodiment are shown in figures 1 E and 1F

This embodiment may be understood by continuing to refer to Figure 3A to illustrate the interconnection of the components in this invention. Referring now to
5 Figure 1A, the system clock has a period p equal to $t_2 - t_1$. The 90 degree-phase-shifted clock applied to chip B is shown in Figure 1D. Figure 1E depicts the data output onto the data bus 114, 116 by memory chip A. The output 106 of memory chip A is connected to the data bus for half the period $t_2 - t_1$, while the output 107 of memory chip B is connected to the data bus starting at time t_1 , and is valid for the same half-
10 period as the output of memory chip A.

In subsequent descriptions of this "quad speed" signal, as depicted in Figure 1E, the interval $t_2 - t_1$ will be referred to as p (the period of the waveform), and the interval directly following t_1 , marked "1" in the figure to indicate a TRUE state of the signal, will be referred to as δt . The interval $t_2 - t_1$ will be referred to as $p/2$. These
15 notations will also be used when referring to Figure 1F. It is noted that the waveform of Figure 1F appears similar to that of Figure 1E, but delayed by an interval $p/4$.

Each data bit valid duration is useful only for the required set-up and hold times of the device that receives the data. As the silicon technology speed increases, the set up and hold times required for the data bit to be valid is decreasing. Therefore, utilizing
20 only a portion of the data bit valid duration does not affect the reliability of the operation, but allows the enhancing of the speed significantly.

The above example dealt only with two memory devices. Those devices can be mounted on a module or on a motherboard. Other devices besides memory chips may employ this invention in order to increase the data bus bandwidth without increasing

the actual operating frequency of the device. If one uses several memory devices on a DIMM board, and the FET switch connections are implemented as in figure 3 for each data bit, then the whole bus width will perform at a wide bandwidth data rate.

The total arrangement that is used on a DIMM can also be implemented on a motherboard, rather than using DIMM boards. The combination of Control lines such as RAS (Row Address Select), CAS (Column Address Select), WE (Write Enable), and CS (Chip Select) are normally[MPW5] used for operation of devices such as memory chips. The signals on these Control lines are normally clocked into the device by the rising edge of the 100 MHz clock. According to the first preferred embodiment of this invention, the data at the output each device is referenced to the rising edge of the clock which controls that device.[MPW6]

If the Data bit from one SDRAM device is allowed to be valid on the Data Bus only for half of the 10 nanoseconds duration , as shown in Figure 1C, and the other half is used for valid Data from another SDRAM device, a 200 MHz Data Rate DR is produced. This is accomplished with ordinary SDRAM devices operating at 100 MHz clock rates, and 100 MHz data rates.

As an additional alternative method, a single FET is used to multiplex the output of two memory modules, rather than employing two FET switches. In such an arrangement, the FET switch has two inputs, each one connected to a separate memory chip output, and a single FET output connected to the data bus.

ALTERNATIVE EMBODIMENT WITHOUT FET SWITCHES

In another alternative embodiment, the switching of the memory chip outputs is done by the memory chips themselves, and without the use of FET switches.

In this embodiment the two SDRAM memory chips have their data output pins connected together to the DIMM board tab 130, as shown in figure 4A. This connection can be either on a motherboard, or on a DIMM.

Consider that Chip B 102 has its clock, shown in Figure 4(c), shifted by one
5 half period relative to the base clock shown in figure 4B.

In this embodiment each SDRAM memory chip holds a data bit valid at the output pin 106, 107 when enabled by the corresponding output enable signals 124, 126, and revert to high impedance when not enabled. This type of device is referred to as a tri-state device, having an output which may be a logic one, a logic zero, and a high
10 impedance state.

Referring now to figure 4D, it is seen that the data bit, corresponding to memory chip A 101, is active during the first half of each period, between the times t1 and t3. Memory chip B 102, on the other hand, is active during the second half-period of each cycle, that is, between t2 and t3.

15 Alternatively, each memory chip could be controlled to be active either at the first half of the clock cycle, or the second half, in accordance to an additional control signal.

In the case that the memory chips are DDR chips, the outputs of both memory chips could be reduced in duration to one quarter of the period and be grouped together
20 to be active either at the first or second half of the period as shown in figures 1E and 1F. This increase in data frequency can be accomplished internally in each SDRAM chip. The connection of the output of the SDRAM with the data bus is either controlled by circuitry internal to the SDRAM, or by an external output enable (OE) control line. When the two DDR devices are connected together as shown in figure 4A, the chips

will produce four data bits within one period of the base clock as shown in figure 5E.

The base clock itself appears as figure 5A, and has a period p equal to $t_3 - t_1$.

The SDRAM chip internal arrangement can be such that the four data bits are produced internally instead of using outside controls and connections. The waveform of figure 5B shows two bits from the output of a DDR chip not modified, the first data bit between t_1 and t_2 , and the second data bit between t_2 and t_3 . The waveform of figure 5C shows that the two data bits are modified in duration to one quarter of the base clock period, the first data bits occurring between t_1 and t_{12} , and the second between t_{12} and t_2 . These data bits are valid at the first half of the period only. The waveform of Figure 5D shows that the two DDR modified data bits are valid for the second half of the base clock period, t_2 : t_3 . Therefore, when chips are connected as in figure 4A, and both memory chip A 101 and memory chip B 102 are DDR chips, the net result will be to produce 4 data bits in one period of the base clock, as seen in Figure 4E. This is true for both input data streams and output data streams.

Internal to each SDRAM memory chip is a controller which contains a data receiver. When data is transmitted into this receiver, it must be synchronized with the basic system clock, as in Figure 5A. In order to accomplish the clocking of the data into a receiver of the controller, several methods can be employed. If the data stream of the waveform of Figure 5E is generated by the SDRAMs, a clock of the same waveform can be produced internal to the SDRAMs. This clock can be used by the controller of each SDRAM to latch up the data into its own registers for processing.

There is a further speed advantage to be had in packaging technique. Ordinarily, in a system containing two memory banks as described herein, the first memory bank will be made up of an array of memory chips which constitute the first bank, while the

second memory bank will be made up of an array of memory chips which constitute the second bank. However, it is advantageous, in light of the current invention, to enclose within a single substrate the circuitry of two such memory chips, with one being used in the first bank, and the other being used in the second bank, with a single data bus output
5 switched from the outputs of the two chips. Such a configuration provides substantial speed advantages over the prior art, as the distances between the data paths of the first and second memory bank chips is substantially reduced.

EMBODIMENT WITHOUT PHASE DELAYED CLOCK

In yet another preferred embodiment, memory banks A and B are both DDR
10 memories. The same basic clock signal is used to synchronize both memory bank A and memory bank B.

At the beginning of each cycle, memory bank A produces a first internal output which is valid for a duration $p/4$ of the basic clock cycle, and a second internal output at $p/2$ after the beginning of the cycle, again lasting for a duration $p/4$. Memory bank B
15 produces a third internal output, beginning at $p/4$ after the beginning of the cycle. which is valid for a duration $p/4$ of the basic clock cycle, and a fourth internal output, again at $3p/4$ after the beginning of the cycle, again lasting for a duration $p/4$.

Before outputting these internal outputs onto the data bus, the first and second internal outputs are exchanged, and the third and fourth internal outputs are exchanged.
20 As a result, the data on the data bus will contain the data bits from memory chip A during the first half of the clock period, and from memory chip B during the second half of the clock period.

DESCRIPTION OF CLOCK DELAY GENERATION

There are a number of methods for generating the secondary clock inside the

SDRAM devices or any other device that is used according to the present invention.

As was pointed out above, the main clock feeding the memory module is phase shifted or delayed by one half period, 180 degrees, or one quarter period, 90 degrees, depending upon the specific embodiment.

5 For high-speed operation, one method of generating the delayed clock signal is the use of a clock driver or Phase Locked Loop (PLL) with multiple outputs of the same phase in order to drive several SDRAM chips with small capacitive loading. A simple PLL 140 is shown in Figure 6.

 The PLL has an input 140, and output 148, with a time delay $dt1$ inherent
10 between the output of the PLL and the load (not shown). A feedback signal 146 has the identical delay $dt1$. As a result, the output will be phase locked to the signal as seen at the load.

Skewed drivers are defined as those with a single input, and two or more outputs, with each output having a different phase angle, or delay, relative to the input.

15 A variation of the PLL is the skewed PLL, shown in Figure 7. The skewed PLL has input 152, and two separate outputs 156 and 158. Unlike the variety of the PLL which has multiple outputs of the same phase, the skewed PLL has a phase delay between the outputs 156 and 158, which may be used to drive multiple clocks required by this invention.

20 Because of the ability to phase synchronize the incoming clock with the PLL outputs, any PLL output can be used to generate the delayed clock or phase shifted clock. In order to generate a delayed clock for driving a second PLL whose outputs are used for driving SDRAM devices of the second bank, two methods are used to produce a phase shifted, or delayed, clock.

The phase shift, or delay of the PLL may be created in a number of ways. The PLL may contain a delay internal to the PLL, so that the output will be automatically delayed relative to the input. Or, alternatively, a delay line or circuit may be inserted in series between two PLL circuits, creating a cascaded PLL delay circuit.

5 One proposed method is to use the clock generated by the DIMM to drive the first bank of SDRAMs. If the clock delay is done on the DIMM, a printed wire length is incorporated to accurately give the required delay to generate a shifted clock. This shifted clock is then used to drive a second PLL. The output of the second PLL is the delayed clock used to drive the second of the two banks of SDRAMs. The wire length
10 required is determined via simulation, theoretical, and trial and error methods.

If the delayed clock is generated on a motherboard, then the DIMM uses a delayed clock also located on the motherboard, to drive the PLL, located on the DIMM. The outputs of the PLL will drive the SDRAM chips of the bank.

Other methods of creating a second phase delayed clock include use of delay
15 line chips can also be used to accomplish the predetermined phase shift required for the delayed clock. Also, combination of passive and active circuits can be employed to accomplish the desired phase shift. These include programmable delay lines currently commercially available. These devices and techniques are well known in the art, and will not be described further herein.

20 SYSTEM USING CURRENTLY AVAILABLE DIMMS

The techniques just described may be used to increase the memory speed using existing DIMMs. The system may be understood by referring now to Figure 8. In this figure, all of the components shown are mounted on the motherboard, with DIMM modules inserted into DIMM connectors 166, 168, 182, and 184.

In this final embodiment, the DIMM modules themselves become memory banks. The DIMMs inserted into DIMM connector 166 and 168 form the equivalent of a first and second memory bank, respectively. The data 172 to and from the first DIMM, in connector 166, is switched on and off the data bus by FET switch 160.

5 Similarly, the data 170 is switched to and from the second DIMM, mounted in DIMM connector 168, by the same FET switch 160. The Phase Locked Loop Phase shift doubler produces clock signals 174 and 176, which are in quadrature with respect to each other, to enable the first DIMM, and then the second DIMM.

Enable signal 180, generated by the PLL circuit 164, generates signals

10 analogous to FET EN A 112 and FET EN B 113 of Figure 3A, alternately enabling the first DIMM and the second DIMM in the current embodiment.

Figure 8 also shows a second set of DIMM connectors 182, 184, in which a third and fourth memory bank is created by the insertion of two more DIMMs. These two additional DIMMs operated in exactly the same manner as the first and second

15 DIMMs, having their own FET switch 178, quadrature clock signals 190 and 192, etc.

When DDR DIMMs are used, a quad speed memory system is produced, each DDR DIMM serving the function of the DDR data bank in the previous embodiments.

This embodiment has the advantage of using DIMMs in their currently available forms, thus requiring only the manufacture of a motherboard to enjoy the advantages in

20 speed and access time of the current invention.

OTHER APPLICATIONS FOR THE BIT-PACKING TECHNOLOGY

The following is a list of other applications for the techniques described herein. This list is not intended to be complete, nor to exclude this technique from use in other applications:

1. Computer memory sub-systems.
2. Arrangement of individual computer memory chips on a module or motherboard.
3. Arrangement of Flash memory chips on a module or on a motherboard.
- 5 4. EEPROM memory chips on a module or motherboard, individual logic chips on a module or on a motherboard.
5. Arrangement of data buses carrying data transmission from same or different sources.
6. Arrangement of microprocessor buses for data and control lines to achieve
10 higher switching speeds.
7. Multiplexing of CPU buses for increased bandwidth without increasing the clock speeds.
8. Multiplexing DSP buses for increased bandwidth without increasing the basic clock rate.
- 15 9. Individual memory chips on the silicon level to produce higher data rate without increasing the base clock speed.

It will be apparent that improvements and modifications may be made within the purview of the invention without departing from the scope of the invention defined in the appended claims.

I claim:

1. A computer memory system having a data bus, comprising
 - (a) a first memory bank having data lines;
 - (b) a second memory bank having data lines;
 - 5 (c) a clock signal having a multiplicity of cycles, each having a start, and a period p ;
 - (d) a first switching means to connect the data lines of the first memory bank with the data bus beginning at the start of each cycle, and lasting for a time $p/2$ thereafter; and
 - 10 (e) a second switching means to connect the data lines of the second memory bank with the data bus beginning at $p/2$ after the start of each cycle, and lasting for a time $p/2$ thereafter.
2. The computer memory system of claim 1, further comprising a delayed clock signal at a phase 180 degrees relative to the clock signal, and wherein the second switching
15 means is synchronized with said delayed clock signal.
3. The system of claim 2, further comprising a motherboard, and wherein a means to generate the delayed clock signal, the first memory bank, the second memory bank, the first switching means, and the second switching means are located on the motherboard.
4. The system of claims 2, further comprising one or more DIMM boards, and wherein
20 the means to generate the delayed clock signal, the first memory bank, the second memory bank, the first switching means, and the second switching means are located on the DIMM boards.
5. The system of claims 3 or 4, wherein the first switching means further comprises a first FET switch, and wherein the second switching means further comprises a second

FET switch.

6. The system of claim 5, wherein:

the first FET switch further comprises a control input, a first side connected with the data bus, and a second side connected to the data lines of the first memory bank; and

5 the second FET switch further comprises a control input, a first side connected with the data bus, and a second side connected to the data lines of the second memory bank.

7. The system of claims 3 or 4, wherein the first switching means further comprises a first data output enable signal operating on the first memory bank, and wherein the second switching means further comprises a second data output enable signal operating

10 on the second memory bank.

8. The device of claim 7, further comprising a phase-shift circuit having an input and an output, the input connected to the clock signal, and the delayed clock signal the output, selected from the group which consists of:

wire length delay circuits;

15 skewed output driver delay circuits;

cascaded PLLs delay circuits;

skewed output PLL delay circuits;

external to PLL delay circuits;

passive element delay circuits; and

20 programmed delay lines.

9. A computer memory system having a data bus, comprising

(a) a first DDR memory bank having data lines;

(b) a second DDR memory bank having data lines;

(c) a clock signal having a multiplicity of cycles, each having a start, and a

period p ;

(d) a first switching means to connect the data lines of the first memory bank with the data bus beginning at the start of each cycle, and lasting for a time $p/4$ thereafter, and starting again at $p/2$ after the start of each cycle, and lasting for a time $p/4$ thereafter; and

(e) a second switching means to connect the data lines of the second memory bank with the data bus beginning at $p/4$ after the start of each cycle, and lasting for a time $p/4$ thereafter, and starting again at $3p/4$ after the start of each cycle, and lasting for a time $p/4$ thereafter.

10 10. The computer memory system of claim 9, further comprising a delayed clock signal at a phase 90 degrees relative to the clock signal, and wherein the second switching means is synchronized with said delayed clock signal.

11. The system of claim 10, further comprising a motherboard, and wherein a means to generate the delayed clock signal, the first memory bank, the second memory bank, the first switching means, and the second switching means are located on the motherboard.

12. The system of claims 10, further comprising one or more DIMM boards, and wherein a means to create the delayed clock signal, the first memory bank, the second memory bank, the first switching means, and the second switching means are located on the DIMM boards.

20 13. The system of claims 11 or 12, wherein:
the first switching means further comprises a first FET switch; and
the second switching means further comprises a second FET switch.

14. The system of claim 13, wherein:
the first FET switch further comprises a control input, a first side connected with the

data bus, and a second side connected to the data lines of the first memory bank; and
the second FET switch further comprises a control input, a first side connected with the
data bus, and a second side connected to the data lines of the second memory bank.

15. The system of claims 11 or 12, wherein

5 the first switching means further comprises a first data enable signal operating on a first
memory bank; and

the second switching means further comprises a second data enable signal operating on
a second memory bank.

16. The system of claim 15, further comprising a phase shift circuit having an input and

10 an output, the input connected to the clock signal, and the clock signal the
output, the circuit selected from the group which consists of:

wire length delay circuits;

skewed output driver delay circuits;

cascaded PLLs delay circuits;

15 skewed output PLL delay circuits;

external to PLL delay circuits;

passive element delay circuits; and

programmed delay lines.

17. A computer memory system having a data bus, comprising

20 (a) a first bank memory bank having data lines;

(b) a second memory bank having data lines;

(c) a clock signal having a multiplicity of cycles, each having a start, and a
period p ;

(d) a first switching means to connect the data lines of the first memory bank

with the data bus beginning at the start of each cycle, and lasting for a time δt thereafter, and starting again p after the start of each cycle, and lasting for a time δt thereafter;

(e) a second switching means to connect the data lines of the second memory bank with the data bus beginning at $p/2$ after the start of each cycle, and lasting
5 for a time δt thereafter, and starting again at $3p/4$ after the start of each cycle, and lasting for a time δt thereafter.

18. The computer memory system of claim 17, further comprising a first control signal to cause the first memory bank to output data starting either at the beginning of each
10 cycle, or starting at $p/2$ after the beginning of each cycle, and second control signal to cause the second memory bank to output data starting either at the beginning of each cycle, or starting at $p/2$ after the beginning of each cycle,

19. The system of claim 18, further comprising a motherboard, and wherein the first memory bank, the second memory bank, the first switching means, and the second
15 switching means are located on the motherboard.

20. The system of claims 18, further comprising one or more DIMM boards, and wherein the first memory bank, the second memory bank, the first switching means, and the second switching means are located on the DIMM boards.

21. The system of claims 19 or 20, wherein
20 the first switching means further comprises a first data enable signal operating on the first memory bank, and
the second switching means further comprises a second data enable signal operating on the second memory bank.

22. A computer memory system having a data bus, comprising

- (a) a first DDR memory bank having data lines;
- (b) a second DDR memory bank having data lines;
- (c) a clock signal having a multiplicity of cycles, each having a start, and a period p ;
- 5 (d) a first switching means to generate signal s_1 within the first memory bank, comprising interval i_1 , beginning at the start of each cycle, and lasting for a time δt_1 thereafter, and interval i_2 , beginning at $p/2$ after the start of each cycle, and lasting for a time δt_1 thereafter;
- (e) a second switching means to generate signal s_2 within the second memory
10 bank, comprising interval i_3 , beginning at $p/4$ after the start of each cycle, and lasting for a time δt_1 thereafter, and interval i_4 , beginning at $3p/4$ after the start of each cycle, and lasting for a time δt_1 thereafter;
- (f) a third switching means acting upon signal s_1 , for exchanging the signal in interval i_1 for the signal in interval i_2 , and connecting signal s_1 to the data lines
15 of the first memory bank;
- (g) a fourth switching means acting upon signal s_2 , for exchanging the signal in interval i_3 for the signal in interval i_4 ; and connecting signal s_1 to the data lines of the second memory bank;
- (h) combining means for connecting the data lines of the first memory bank
20 with the data lines of the second memory bank.

23. The system of claim 22, wherein said first switching means produces a high-impedance output except during intervals i_1 and i_2 of each cycles, and wherein said second switching means produces a high-impedance output except during intervals i_3 and i_4 of each cycle.

24. The system of claim 23, wherein the first switching means comprises a first FET switch and wherein the second switching means comprises a second FET switch, each FET switch having an input and an output, the data lines of the first memory bank connected to the input of the first FET switch, the data lines of the second memory
5 bank connected to the input of the second FET switch, and the output of the FET switches connected to the data bus.

25. The system of claim 24, further comprising a motherboard, and wherein the first memory bank, the second memory bank, the first, second, third, and fourth switching means, and the combining means are located on the motherboard.

10 26. The system of claims 24, further comprising one or more DIMM boards, and wherein the first memory bank, the second memory bank, the first, second, third, and fourth switching means, and the combining means are located on the DIMM boards.

27. The system of claims 25 and 26, wherein the first memory bank comprises a multiplicity of first memory bank subsystems, wherein the second memory bank
15 comprises a multiplicity of second memory bank subsystems, and further comprising a multiplicity of silicon substrates, wherein each such substrate contains a first memory bank subsystem and a second memory bank subsystem.

28. A computer memory system having a data bus, comprising

- (a) a DIMM having data lines;
- 20 (b) a second DIMM having data lines;
- (c) a clock signal having a multiplicity of cycles, each having a start, and a period p ;
- (d) a first switching means to connect the data lines of the first DIMM with the data bus beginning at the start of each cycle, and lasting for a time $p/2$

thereafter; and

(e) a second switching means to connect the data lines of the second DIMM with the data bus beginning at $p/2$ after the start of each cycle, and lasting for a time $p/2$ thereafter.29. The computer memory system of claim 28, further comprising a delayed clock signal at a phase 180 degrees relative to the clock signal, and wherein the second switching means is synchronized with said delayed clock signal.

30. The system of claim 29, further comprising a motherboard, and wherein a means to generate the delayed clock signal, a connector for the first DIMM, a connector for the second DIMM, the first switching means, and the second switching means are located on the motherboard.

31. The system of claim 30, wherein the first switching means further comprises a first FET switch, and wherein the second switching means further comprises a second FET switch.

32. The system of claim 31, wherein:

the first FET switch further comprises a control input, a first side connected with the data bus, and a second side connected to the data lines of the first DIMM; and

the second FET switch further comprises a control input, a first side connected with the data bus, and a second side connected to the data lines of the second DIMM.

33. The system of claim 30, wherein the first switching means further comprises a first data output enable signal operating on the first DIMM, and wherein the second switching means further comprises a second data output enable signal operating on the second DIMM.

34. The device of claim 33, further comprising a phase-shift circuit having an input and

an output, the input connected to the clock signal, and the delayed clock signal the output, selected from the group which consists of:

- wire length delay circuits;
- skewed output driver delay circuits;
- 5 cascaded PLLs delay circuits;
- skewed output PLL delay circuits;
- external to PLL delay circuits;
- passive element delay circuits; and
- programmed delay lines.

10 35. A computer memory system having a data bus, comprising

- (a) a first DDR DIMM having data lines_[mpw7];
- (b) a second DDR DIMM having data lines;
- (c) a clock signal having a multiplicity of cycles, each having a start, and a period p ;
- 15 (d) a first switching means to connect the data lines of the first DIMM with the data bus beginning at the start of each cycle, and lasting for a time $p/4$ thereafter, and starting again at $p/2$ after the start of each cycle, and lasting for a time $p/4$ thereafter; and
- (e) a second switching means to connect the data lines of the second DIMM
- 20 with the data bus beginning at $p/4$ after the start of each cycle, and lasting for a time $p/4$ thereafter, and starting again at $3p/4$ after the start of each cycle, and lasting for a time $p/4$ thereafter.

36. The computer memory system of claim 35, further comprising a delayed clock signal at a phase 90 degrees relative to the clock signal, and wherein the second

switching means is synchronized with said delayed clock signal.

37. The system of claim 36, further comprising a motherboard, and wherein a means to generate the delayed clock signal, a connector for mounting the first DIMM, a connector for mounting the second DIMM, the first switching means, and the second
5 switching means are located on the motherboard.

38. The system of claim 37, wherein:

the first switching means further comprises a first FET switch; and

the second switching means further comprises a second FET switch.

39. The system of claim 38, wherein:

10 the first FET switch further comprises a control input, a first side connected with the data bus, and a second side connected to the data lines of the first DIMM; and

the second FET switch further comprises a control input, a first side connected with the data bus, and a second side connected to the data lines of the second DIMM.

40. The system of claims 37, wherein

15 the first switching means further comprises a first data enable signal operating on a first DIMM; and

the second switching means further comprises a second data enable signal operating on a second DIMM.

41. The system of claim 40, further comprising a phase shift circuit having an input and
20 an output, the input connected to the clock signal, and the clock signal the output, the circuit selected from the group which consists of:

wire length delay circuits;

skewed output driver delay circuits;

cascaded PLLs delay circuits;

skewed output PLL delay circuits;
external to PLL delay circuits;
passive element delay circuits; and
programmed delay lines.

5 42. A computer memory system having a data bus, comprising

(a) a first DIMM having data lines;
(b) a second DIMM having data lines;
(c) a clock signal having a multiplicity of cycles, each having a start, and a
period p ;

10 (d) a first switching means to connect the data lines of the first DIMM with the
data bus beginning at the start of each cycle, and lasting for a time δt thereafter,
and starting again p after the start of each cycle, and lasting for a time δt
thereafter;

(e) a second switching means to connect the data lines of the second DIMM
15 with the data bus beginning at $p/2$ after the start of each cycle, and lasting for a
time δt thereafter, and starting again at $3p/4$ after the start of each cycle, and
lasting for a time δt thereafter.

43. The computer memory system of claim 42, further comprising a first control signal
to cause the first DIMM to output data starting either at the beginning of each cycle, or
20 starting at $p/2$ after the beginning of each cycle, and second control signal to cause the
second DIMM to output data starting either at the beginning of each cycle, or starting at
 $p/2$ after the beginning of each cycle,

44. The system of claim 43, further comprising a motherboard, and wherein a
connector for mounting the first DIMM, a connector for mounting the second DIMM,

the first switching means, and the second switching means are located on the motherboard.

45. The system of claims 44 wherein

the first switching means further comprises a first data enable signal operating on the

5 first DIMM, and

the second switching means further comprises a second data enable signal operating on the second DIMM.

46. A computer memory system having a data bus, comprising

(a) a first DDR DIMM having data lines;

10 (b) a second DDR DIMM having data lines;

(c) a clock signal having a multiplicity of cycles, each having a start, and a period p ;

(d) a first switching means to generate signal s_1 within the first DIMM,

comprising interval i_1 , beginning at the start of each cycle, and lasting for a

15 time δt_1 thereafter, and interval i_2 , beginning at $p/2$ after the start of each cycle, and lasting for a time δt_1 thereafter;

(e) a second switching means to generate signal s_2 within the second DIMM,

comprising interval i_3 , beginning at $p/4$ after the start of each cycle, and lasting

for a time δt_1 thereafter, and interval i_4 , beginning at $3p/4$ after the start of each

20 cycle, and lasting for a time δt_1 thereafter;

(f) a third switching means acting upon signal s_1 , for exchanging the signal in

interval i_1 for the signal in interval i_2 , and connecting signal s_1 to the data lines of the first DIMM;

(g) a fourth switching means acting upon signal s_2 , for exchanging the signal in

interval i3 for the signal in interval i4; and connecting signal s1 to the data lines of the second DIMM;

(h) combining means for connecting the data lines of the first DIMM with the data lines of the second DIMM.

5 47. The system of claim 46, wherein said first switching means produces a high-impedance output except during intervals i1 and i2 of each cycles, and wherein said second switching means produces a high-impedance output except during intervals i3 and i4 of each cycle.

48. The system of claim 47, wherein the first switching means comprises a first FET
10 switch and wherein the second switching means comprises a second FET switch, each FET switch having an input and an output, the data lines of the first DIMM connected to the input of the first FET switch, the data lines of the second DIMM connected to the input of the second FET switch, and the output of the FET switches connected to the data bus.

15 49. The system of claim 48, further comprising a motherboard, and wherein the first DIMM, the second DIMM, the first, second, third, and fourth switching means, and the combining means are located on the motherboard.

FIG. 1A




FIG. 1B





FIG. 1C






FIG. 1D




FIG. 1E




FIG. 1F

3/11




FIG. 2A
(PRIOR ART)




FIG. 2B




FIG. 2C

5/11





FIG. 3A



7/11








FIG. 4A





10/11



11/11




Fig. 8

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US01/15592

A. CLASSIFICATION OF SUBJECT MATTER

IPC(7) : G06F 12/00

US CL : 711/5, 157, 167; 365/230.03, 230.04

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 711/5, 157, 167; 365/230.03, 230.04

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

WEST, IEEE Periodicals, ACM Periodicals

search terms: DDR, dual edge, output enable, FET, double data rate, quad data rate, QDR

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X --- Y	US 5,666,322 (CONKLE) 09 September 1997, figures 4-6F, col. 4, line 46, to col. 7, line 4.	1-4, 7 ----- 9-12, 15, 17-27
X,P ----- Y,P	US 6,163,491 (IWAMOTO et al) 19 December 2000, figures 1, 5-6, col. 8, line 58, to col. 13, line 66.	1-4, 8 ----- 5-6, 9-27
Y	BURNS, S.G. and BOND, P.R., "Principles of Electronic Circuits", West Publishing Company, 1987, page 151.	5-6, 13-14
Y	COSOROABA, A., "Double Data Rate SYNCHRONOUS DRAMS in High Performance Applications", Conference Proceedings Wescon/97; 4-6 Nov 1997, pages 387-391.	9-27



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"A" document defining the general state of the art which is not considered to be of particular relevance	"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"E" earlier document published on or after the international filing date	"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"&" document member of the same patent family
"O" document referring to an oral disclosure, use, exhibition or other means	
"P" document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search

19 JULY 2001

Date of mailing of the international search report

14 AUG 2001

Name and mailing address of the ISA/US
Commissioner of Patents and Trademarks
Box PCT
Washington, D.C. 20231

Facsimile No. (703) 305-3230

Authorized officer

REGINALD G. BRAGDON

Telephone No. (703) 305-3823

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US01/15592

C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 5,950,223 (CHIANG et al) 07 September 1999, figure 7A.	1-27
A	US 5,261,068 (GASKINS et al) 09 November 1993, figures 3-4.	1-27
A,E	US 6,233,650 B1 (JOHNSON et al) 15 May 2001, entire document.	1-27