

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
2 December 2004 (02.12.2004)

PCT

(10) International Publication Number
WO 2004/105135 A1

(51) International Patent Classification⁷: **H01L 27/08**,
21/02

(US). **CHEEK, Jon, D.** [—/US]; 11441 Carnelian Drive,
Austin, TX 78739 (US).

(21) International Application Number:
PCT/US2004/000764

(74) **Agent: DRAKE, Paul, S.**; Advanced Micro Devices, Inc.,
5204 East Ben White Boulevard, M/S 562, Austin, TX
78741 (US).

(22) International Filing Date: 9 January 2004 (09.01.2004)

(81) **Designated States** (*unless otherwise indicated, for every
kind of national protection available*): AE, AG, AL, AM,
AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN,
CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI,
GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE,
KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD,
MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG,
PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM,
TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM,
ZW.

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
10/440,605 19 May 2003 (19.05.2003) US

(71) **Applicant** (*for all designated States except US*): **AD-
VANCED MICRO DEVICES, INC.** [US/US]; One
AMD Place, Mailstop 68, P.O. Box 3453, Sunnyvale, CA
94088-3453 (US).


(84) **Designated States** (*unless otherwise indicated, for every
kind of regional protection available*): ARIPO (BW, GH,
GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW),
Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), Euro-
pean (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR,
GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK,

(72) **Inventors; and**

(75) **Inventors/Applicants** (*for US only*): **WU, David, Dong-
gang** [US/US]; 10222 Dianella Lane, Austin, TX 78759

[Continued on next page]

(54) **Title:** METHOD OF FORMING RESISTIVE STRUCTURES



(57) **Abstract:** A resistive structure (102) formed overlying a semiconductor substrate is masked with a silicide block layer (120) to define a portion of the resistive structure that is to be unsilicided and a portion of the resistive structure to be silicided. The silicide block layer (120) is changed to facilitate different processes.

WO 2004/105135 A1



TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

Published:

— *with international search report*

METHOD OF FORMING RESISTIVE STRUCTURES

BACKGROUND

As a high performance semiconductor product design is manufactured in multiple fabrication lines, or on fabrication lines having processes that are to be changed, the ability to obtain modified resistance values of high precision resistors is needed to assure proper functionality across such fabrication lines having different resistor specifications, such as different sheet resistivity, measured in ohms/square.

One way of modifying the value of a resistor formed on semiconductor devices has been to change the contact locations to the resistor by supplying a new contact photo mask. By changing the contact points along a resistor, the number of squares of the resistive structure between the contacts is changed, thereby modifying the resistive value. As technology dimensions have scaled downward, the cost of contact photo masks has increased, causing such modification to become more costly.

Therefore, a method of reducing the cost of obtaining a modified resistive value would be desirable.

FIELD OF THE INVENTION

The present disclosure relates generally to semiconductor devices, and more particularly to semiconductor devices having resistive structures.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention may be better understood, and its numerous features, and advantages made apparent to those skilled in the art by referencing the accompanying drawings.

FIGs. 1 and 3 illustrate, in plan view, specific implementations of a semiconductor device having a resistor in accordance with the present disclosure;

FIGs. 2, 4, and 5 illustrate, in cross section, specific implementations of a semiconductor device having a resistor in accordance with the present disclosure;

FIGs. 6-8, illustrate in flow diagram form, specific methods in accordance with the present disclosure.

The use of the same reference symbols in different drawings indicates similar or identical items.

DESCRIPTION OF THE PREFERRED EMBODIMENT(S)

In accordance with a specific embodiment of the present disclosure, a portion of a resistive structure formed overlying a semiconductor device is masked with a silicide block layer to define a portion of the resistive structure that is to be unsilicided and a portion of the resistive structure that is to be silicided. By modifying the ratio of the resistive structure that is to be silicided as compared to the portion that is to be unsilicided, the resistive value of the resistive structure can be modified by changing a photo mask used to

form the silicide block layer, which is more cost effective than changing the more costly contact layer. Specific embodiments of the present disclosure can be better understood with reference to FIGs. 1-8.

FIG. 1 illustrates a plan view of a resistive structure 102 formed over a semiconductor substrate (not illustrated in Fig.1). The shape of resistive structure 102 is that of a serpentine structure, though it will be appreciated many alternate resistive structure shapes can be used. A vertical length of the serpentine structure making up resistive structure 102 is identified by label 111, while a horizontal length of the serpentine structure making up resistive structure 102 is identified by label 142. At each end of the resistive structure 102, there is a contact labeled 105 and 106, respectively. A total length, TL, of the resistive structure between contacts 105 and 106 defined by equation 1.

$$\text{Total length} = (\text{Vertical length 111}) \times (\text{Number of Vertical Runs}) + (\text{Horizontal length 112}) \times (\text{Number of horizontal Runs})$$

Equation 1

With respect to FIG. 1, the number of vertical runs is equal to seven (7), and the number of Horizontal runs is equal to six (6). It will be appreciated that the number of horizontal and vertical runs varies by design. In addition, the number of contacts associated with the resistive structure 102 of FIG. 1 can vary. For example, there may be additional contacts between the contacts 105 and 106. For purposes of discussion, the term length is to be understood as having units in terms of squares, where a square of the resistive structure 102 will be appreciated by one of ordinary skill in the art to be a function of the width W 113 of the resistive structure 102.

Typically, the resistive structure 102 is formed by etching a poly silicon layer, where the poly silicon layer has a specific sheet resistivity R_p . Subsequent to formation of the poly silicon layer, a portion of one or more segments 116 of the resistive structure 102 are silicided to have a sheet resistivity of R_s , leaving a portion of one or more segments 117 of the resistive structure as unsilicided poly silicon having the sheet resistivity R_p . A silicide block layer 120 defines the segments 116, which are silicided, and the segments 117, which are unsilicided. The silicide block layer 120 is a masking layer that prevents the underlying portions of the resistive structure 102 from being silicided during a silication process. Specific silicide block layers may be nitrogen containing layers, such as SiN, and silicon oxynitrides, and oxygen containing layers such as silicon oxynitrides. The silicided segments 116 have a combined length L116, while the unsilicided segments 117 have a combined length of L117, where the sum of L116 and L117 is equal to the Total Length (TL) of the resistive structure 102.

When the segments 117 and 116 represent silicided poly silicon and unsilicided polysilicon, the unsilicided sheet resistivity R_p is greater than the silicided sheet resistivity R_s . While the specific embodiment discussed herein assumes that poly silicon is used, other materials having resistive properties that can be varied by modifying processes such as silicidation or other processes, may be used.

The resistive value of the resistive structure 102 (Resistance[102]), as measured between the contacts 105 and 106 is defined by equation 2

$$\text{Resistance}[102] = R_p * L_{117} + R_s * L_{116} \quad \text{Equation 2.}$$

Assuming a desired resistance, R_d , is to be implemented using the resistive structure 102, the length of the resistive structure 102 that is to be unsilicided, which is the combined length of segments 117 in FIG. 1, is found by solving equation 3 for L_{117} to arrive at Equation 4, as illustrated. Variables based on P1 are variables for a first process. For example, $R_p[P1]$ is the sheet resistance of the first process P1.

$$R_d = R_p[P1] * L_{117} + R_s[P1] * L_{116}; \quad \text{Equation 3}$$

$$R_d = R_p[P1] * L_{117} + R_s[P1] * (TL - L_{117});$$

$$R_d = R_p[P1] * L_{117} + R_s[P1] * TL - R_s[P1] * L_{117};$$

$$R_d = (R_p[P1] - R_s[P1]) * L_{117} + R_s[P1] * TL;$$

$$R_d - R_s[P1] * TL = (R_p[P1] - R_s[P1]) * L_{117};$$

$$(R_d - R_s[P1] * TL) / (R_p[P1] - R_s[P1]) = L_{117}; \quad \text{Equation 4}$$

The portion of the total length of the resistive structure 102 of FIG. 1 that is to be silicided, L_{116} , is readily defined by equation 5.

$$L_{116}[P1] = TL - L_{117}[P1] \quad \text{Equation 5}$$

Once the unsilicided length, and/or the silicided length, is known, the dimensions of silicide block layer 120, generically referred to as a masking layer, can be readily determined. FIG. 2 illustrates a cross sectional view of the resistive structure 102 of FIG. 1 at a cross section location 140. Layer 210 is a semiconductor substrate, while layer 212 represents one or more layers between the substrate 210 and the resistive structure 102. For example, layer 210 may be a single gate oxide layer, or it may represent several layers, such as dielectric and conductive layers.

FIG. 3 illustrates a plan view of a resistive structure 122 formed over a semiconductor substrate. In one embodiment, the layouts of the resistive structure of FIGs. 3 and 2 are substantially the same, resulting in the length of resistive structure 122 being substantially identical to that of resistive structure 102, with a difference being that resistive structure 122 was formed by a different process, P2, than resistive structure 102. Because a different process was used, the sheet resistances, $R_p[P2]$ and $R_s[P2]$ for the process of FIG. 3, will be different than the sheet resistances, $R_p[P1]$ and $R_s[P1]$ of the process of FIG. 1.

Assuming the resistive structure 122 is to have the same resistance, R_d , as the resistive structure 102, equation 6 is used to determine the portion of the length of the resistive structure 122 that is to be unsilicided,

which is the combined length of segments 127 in FIG. 2 (L127), and equation 7 is used to determine the portion of the length of the resistive structure 122 that is to be silicided.

$$L127 = (Rd - Rs[P2]*TL) / (Rp[P2] - Rs[P1]); \quad \text{Equation 6}$$

$$L126[P2] = TL - L127[P2] \quad \text{Equation 7}$$

FIG. 4 illustrates a cross sectional view of the device of FIG. 3 at the cross section location 140. Note that the width 132 of the silicide block layer 120 in FIG. 3 is different than the width 122 of the silicide block layer 120 of FIG. 1. It will be appreciated that if the sheet resistances, $Rp[P2]$ and $Rs[P2]$ for process P2, are greater than the sheet resistances, $Rp[P1]$ and $Rs[P1]$ of process P1, that the combined silicided length L117 of the resistive structure 102, will be less than the combined silicided length L127 of resistive structure 122. Likewise, if the process P2 sheet resistances $Rp[P2]$ and $Rs[P2]$ are less than the process P1 sheet resistances $Rp[P1]$ and $Rs[P1]$, respectively, the combined silicided length of the resistive structure 102, L117, will be greater than the combined silicided length of the resistive structure 122.

FIG. 5 illustrates a completed semiconductor device having additional layers 250 formed over the resistive element 122 of FIG. 4. Examples of additional layers include dielectric layers, metal layers, and contact layers.

FIG. 6 illustrates a method in accordance with the present disclosure. At step 401 a resistive structure having a total length is defined to be part of a semiconductor device. Defining a resistive structure includes designing and/or forming the resistive structure.

At step 402, a desired resistive value of the resistive structure is defined.

At step 403, a determination is made as to what portion of the total length of the resistive structure to be formed by a first process is to be silicided in order to achieve the desired resistive value. It will be appreciated that determining the portion to silicided in effect also determines the portion of the resistive structure to remain unsilicided.

At step 404, a determination is made as to what portion of the total length of the resistive structure to be formed by a second process is to be silicided in order to achieve the desired resistive value. The second process may be associated with a different fabrication line than that of the first process, for example, where multiple fabrication lines are used to manufacture functionally common devices having the resistive structure. Alternatively, the first and second process can be implemented on a common fabrication line, where some aspect of the fabrication line process has been modified to result in a change of the sheet resistance of the resistive structure.

At step 405, the formation of a first photo mask is requested to facilitate formation of the resistive value on a fabrication line implementing the first process. Typically this will include providing a layer definition to a mask provider.

At step 406, the formation of a second photo mask is requested to facilitate formation of the resistive value on a fabrication line implementing the second process.

FIG. 7 illustrates a method in accordance with the present disclosure. At step 501, the sheet resistance for an un-silicided poly layer of a first and second process is determined.

5 At step 502, the sheet resistance for a silicided poly layer of the first and second process is determined.

At step 503, a determination is made as to the length of a resistive structure that is to be masked by a portion of a masking layer as part of a first process. In one embodiment, the masking layer is a silicide block layer.

10 At step 504, a determination is made as to the length of a resistive structure that is to be masked by a portion of a masking layer (silicide block layer) as part of a second process. In one embodiment, the masking layer is a silicide block layer.

At step 505, a first and second photo mask based on the lengths determined at steps 503 and 504, respectively, are generated to facilitate forming the masking layers of steps 503 and step 504.

15 At step 506, a plurality of devices is manufactured using the first and second photo masks to include the resistive structures.

FIG. 8 illustrates a method in accordance with the present disclosure. At step 601, a photo mask is provide to a first fabrication line, where the photo mask has a feature to form a masking layer overlying a portion of a resistive structure to obtain a desired resistance. The photo mask feature may be opaque or
20 transparent depending upon a specific process of the first fabrication line.

At step 602, a photo mask, different than the first photo mask, is provide to a second fabrication line, where the photo mask has also has a feature to form a masking layer overlying a portion of a resistive structure, typically the same or similar to the resistive structure of step 601, to obtain the desired resistance. The photo mask feature may be opaque or transparent depending upon a specific process of the second
25 fabrication line. The second fabrication line may be a different fabrication line from the first fabrication line, i.e., both simultaneously used to produce the product to a common set of specifications, or the first and second fabrication lines may be the same fabrication line at different points of time. For example, a fabrication line having a modified process requiring a modified value of the resistive structure.

The preceding detailed description has described a method of forming resistive structures for different
30 processes that have the same desired resistance value. In one embodiment, it will be appreciated that the actual resistance values obtained may not be identical, although it would be expected that the desired values obtained will be substantially identical, as would be expected based upon typical variations associated with the manufacture of semiconductor devices. In another embodiment, it will be further appreciated that while the term desired resistance value will typically refer to the same value for the resistive structure formed on each

process, that the term may also refer to different values for each process. For example, the desired resistances may selectively vary for each process to compensate for variations in process that are not directly related to the resistive structure itself or for non-linear variation related to the resistive structure. For example, certain process variations of design components other than the resistive structure may be compensated for by having
5 desired resistance values that differ from process to process. Also, device performance on a single fabrication line can be modified by using different photo masks to implement different resistive values.

In the preceding detailed description, reference has been made to the accompanying drawings that form a part hereof, and in which are shown by way of illustration specific embodiments in which the invention may be practiced. These embodiments and certain variants thereof, have been described in sufficient detail to
10 enable those skilled in the art to practice the invention. For example, specific novel embodiments of the present disclosure are identified by the items listed below:

Item 1. A method of forming a plurality of semiconductor devices comprising defining a resistive structure to be formed as part of a semiconductor device, the resistive structure comprising a total length; determining a desired resistive value; determining a first portion of the total length of the resistive structure to
15 be silicided to implement the desired resistive value on a first plurality of devices to be manufactured using a first process; and determining a second portion of the total length of the resistive structure to be silicided to implement the desired resistive value on a second plurality of devices to be manufactured using a second process.

Item 2. The method of item 1, wherein determining the first portion of the total length comprises the
20 first portion having a first length, and determining the second portion of the total length comprises the second portion having a second length, wherein the first length represents a longer length than the second length when the first process has a higher sheet resistance than the second process.

Item 3. The method of item 1, wherein determining the first portion of the total length comprises the first portion overlying a first length of the total length, and determining the second portion comprises the
25 second portion overlying a second length of the total length, wherein the first length represents a shorter length than the second length when the first process has a lower sheet resistance than the second process.

Item 4. The method of item 1, wherein the second process is to be implemented on a different fabrication line than the first process.

Item 5. The method of item 4, wherein the second process is implemented in simultaneously in time
30 with the first process.

Item 6. The method of item 1, wherein the second process is to be implemented on a same fabrication line as the first process.

Item 7. The method of item 1, further comprising requesting the formation of a first photo mask having a first feature used to define a first masking layer to overly a third portion of the total length of the resistive structure having a third length, where a sum of the first length and the third length is equal to the total length; and requesting the formation of a second photo mask having a second feature used to define a second masking layer to overly a fourth portion of the total length of the resistive structure having a fourth length, where a sum of the second length and the fourth length is equal to the total length.

Item 8. The method of item 7, wherein the first masking layer is to comprise a nitride.

Item 9. The method of item 1, wherein the first masking layer is to comprise an oxide.

Item 10. The method of item 1, wherein defining the resistive structure comprises defining the resistive structure to comprise a first contact and a second contact to the resistive structure, wherein the desired resistive value is measured between the first contact and the second contact.

Item 11. A method of forming a plurality of semiconductor devices comprising providing a first photo mask having a first feature to form a first masking layer overlying a first portion of a resistive structure of a first device, wherein the first feature is used to define an actual resistance value of the resistive structure on the first device; and providing a second photo mask having a second feature to form a second masking layer overlying a second portion of the resistive structure of a second device, wherein the second feature is used to define an actual resistance value of the resistive structure on the second device.

Item 12. A method of forming a plurality of semiconductor devices having a resistive structure using a plurality of processes comprising determining, for a first process, a sheet resistance value R_{p1} for an unsilicided portion of a poly layer, and a sheet resistance value R_{s1} for a silicided portion of the poly layer; determining, for the first process, a first length $L1$ of the first resistive structure to be masked by a masking layer based on an equation $L1 = (DR1 - (LT1 * R_{p1}) / (R_{s1} + R_{p1}))$, where $LT1$ is a total length of the resistive element, and $DR1$ is a desired resistance value of the first resistive structure; determining, for a second process, a sheet resistance value R_{p2} for an unsilicided portion of a poly layer, and a sheet resistance value R_{s2} for a silicided portion of the poly layer; determining, for the second process, a second length $L2$ of the second resistive structure to be masked by a second masking layer based on an equation $L2 = (DR2 - (LT2 * R_{p2}) / (R_{s2} + R_{p2}))$, where $LT2$ is a total length of the second resistive structure and $DR2$ is a desired resistance value of the second resistive structure.

Item 13. The method of item 12, wherein $DR1$ and $DR2$ are substantially the same resistance value.

Item 14. The method of item 12, wherein $DR1$ and $DR2$ are different resistance values.

Item 15. The method of item 14, wherein a difference between the desired resistance values of $DR1$ and $DR2$ is to compensate for process variations between the first and second process.

Item 16. The method of item 15, wherein the process variations comprise variations between semiconductor structures, other than the first and second resistive structure, formed using the first and second process, respectively.

5 Item 17. The method of item 15, wherein the process variations comprise non-linear variations between the first and second resistive structure.

Item 18. The method of item 12, wherein the total length of the second resistive structure LT2 and the total length first resistive structure LT1 are substantially the same length.

Item 19. The method of item 12, wherein the total length of the second resistive structure LT2 is different than the total length of the first resistive structure LT1.

10 Item 20. A method of forming a plurality of semiconductor devices having a resistive structure using a plurality of processes comprising forming a first semiconductor device comprising a first resistive element with a first silicide block layer overlying a first length of the resistive element; and forming a second semiconductor device comprising a second resistive element with a second silicide block layer overlying a second length of the resistive element, wherein the first and second semiconductor devices have substantially
15 the same functional specification and the first resistive element corresponds to the second resistive element.

It is to be understood that other suitable embodiments may be utilized and that logical, mechanical, chemical and electrical changes may be made without departing from the spirit or scope of the invention. In addition, it will be appreciated that the functional blocks shown in the figures could be further combined or divided in a number of manners without departing from the spirit or scope of the invention. The preceding
20 detailed description is, therefore, not intended to be limited to the specific forms set forth herein, but on the contrary, it is intended to cover such alternatives, modifications, and equivalents, as can be reasonably included within the spirit and scope of the appended claims.

WHAT IS CLAIMED IS:

1. A method of forming a plurality of semiconductor devices comprising:
defining a resistive structure to be formed as part of a semiconductor device, the resistive structure
comprising a total length;
determining a desired resistive value;
5 determining a first portion of the total length of the resistive structure to be silicided to implement the
desired resistive value on a first plurality of devices to be manufactured using a first process;
and
determining a second portion of the total length of the resistive structure to be silicided to implement
the desired resistive value on a second plurality of devices to be manufactured using a
10 second process.
2. The method of claim 1, wherein determining the first portion of the total length comprises the first
portion having a first length, and determining the second portion of the total length comprises the second
portion having a second length, wherein the first length represents a longer length than the second length when
the first process has a higher sheet resistance than the second process.
- 15 3. The method of claim 1, wherein determining the first portion of the total length comprises the first
portion overlying a first length of the total length, and determining the second portion comprises the second
portion overlying a second length of the total length, wherein the first length represents a shorter length than
the second length when the first process has a lower sheet resistance than the second process
4. The method of claim 1, wherein the second process is to be implemented on a different fabrication
20 line than the first process.
5. The method of claim 1, wherein the second process is to be implemented on a same fabrication
line as the first process.
6. The method of claim 1, further comprising:
requesting the formation of a first photo mask having a first feature used to define a first masking
25 layer to overly a third portion of the total length of the resistive structure having a third
length, where a sum of the first length and the third length is equal to the total length; and
requesting the formation of a second photo mask having a second feature used to define a second
masking layer to overly a fourth portion of the total length of the resistive structure having a
fourth length, where a sum of the second length and the fourth length is equal to the total
30 length.

7. The method of claim 1, wherein defining the resistive structure comprises defining the resistive structure to comprise a first contact and a second contact to the resistive structure, wherein the desired resistive value is measured between the first contact and the second contact.

8. A method of forming a plurality of semiconductor devices comprising:

5 providing a first photo mask having a first feature to form a first masking layer overlying a first portion of a resistive structure of a first device, wherein the first feature is used to define an actual resistance value of the resistive structure on the first device; and
providing a second photo mask having a second feature to form a second masking layer overlying a second portion of the resistive structure of a second device, wherein the second feature is
10 used to define an actual resistance value of the resistive structure on the second device.

9. A method of forming a plurality of semiconductor devices having a resistive structure using a plurality of processes comprising:

determining, for a first process, a sheet resistance value R_{p1} for an unsilicided portion of a poly layer, and a sheet resistance value R_{s1} for a silicided portion of the poly layer;
15 determining, for the first process, a first length $L1$ of the first resistive structure to be masked by a masking layer based on an equation
$$L1 = (DR1 - (LT1 * R_{p1}) / (R_{s1} + R_{p1})),$$
 where $LT1$ is a total length of the resistive element, and $DR1$ is a desired resistance value of the first resistive structure;
determining, for a second process, a sheet resistance value R_{p2} for an unsilicided portion of a poly layer, and a sheet resistance value R_{s2} for a silicided portion of the poly layer;
20 determining, for the second process, a second length $L2$ of the second resistive structure to be masked by a second masking layer based on an equation $L2 = (DR2 - (LT2 * R_{p2}) / (R_{s2} + R_{p2}))$, where $LT2$ is a total length of the second resistive structure and $DR2$ is a desired resistance value of the second resistive structure.

25 10. A method of forming a plurality of semiconductor devices having a resistive structure using a plurality of processes comprising:

forming a first semiconductor device comprising a first resistive element with a first silicide block layer overlying a first length of the resistive element; and
forming a second semiconductor device comprising a second resistive element with a second silicide
30 block layer overlying a second length of the resistive element, wherein the first and second semiconductor devices have substantially the same functional specification and the first resistive element corresponds to the second resistive element.

1/6




FIG. 1





FIG. 2

2/6

**FIG. 3**

3/6




FIG. 4







FIG. 5

4/6

**FIG. 6**

5/6**FIG. 7**

6/6

**FIG. 8**

INTERNATIONAL SEARCH REPORT

ational Application No

PCT/US2004/000764

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 H01L27/08 H01L21/02

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EP0-Internal, WPI Data, PAJ, INSPEC, IBM-TDB

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	PATENT ABSTRACTS OF JAPAN vol. 015, no. 139 (E-1053), 9 April 1991 (1991-04-09) -& JP 03 019273 A (NEC CORP), 28 January 1991 (1991-01-28) abstract; figures	1,8,10
Y	---	2-7,9
X	PATENT ABSTRACTS OF JAPAN vol. 017, no. 528 (E-1437), 22 September 1993 (1993-09-22) -& JP 05 145018 A (YAMAHA CORP), 11 June 1993 (1993-06-11) abstract; figures 1,3	1,8,10
Y	US 6 001 663 A (LIN YUNG-TAO ET AL) 14 December 1999 (1999-12-14) abstract; figures	2-7,9

	-/--	

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents:

A document defining the general state of the art which is not considered to be of particular relevance

E earlier document but published on or after the international filing date

L document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

O document referring to an oral disclosure, use, exhibition or other means

P document published prior to the international filing date but later than the priority date claimed

T later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

X document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

Y document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

G document member of the same patent family

Date of the actual completion of the international search

7 June 2004

Date of mailing of the international search report

15/06/2004

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Werner, C

INTERNATIONAL SEARCH REPORT

national Application No
PCT/US2004/000764

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT		
Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 4 450 470 A (SHIBA HIROSHI) 22 May 1984 (1984-05-22) abstract; figures 7B,10 column 5, line 45 - line 48 column 6, line 18 -column 7, line 26 -----	1-10
A	US 4 949 153 A (HIRAO TADASHI ET AL) 14 August 1990 (1990-08-14) abstract; figure 4 column 6, line 6 - line 16 -----	1-10
A	US 2002/123202 A1 (AMISHIRO HIROYUKI ET AL) 5 September 2002 (2002-09-05) abstract; figure 9 paragraph '0067! -----	1-10
A	PATENT ABSTRACTS OF JAPAN vol. 009, no. 216 (E-340), 3 September 1985 (1985-09-03) -& JP 60 076157 A (NIPPON DENKI KK), 30 April 1985 (1985-04-30) abstract; figures -----	1-10

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US2004/000764

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
JP 03019273	A	28-01-1991	NONE	
JP 05145018	A	11-06-1993	JP 3136714 B2	19-02-2001
US 6001663	A	14-12-1999	US 5963780 A	05-10-1999
			US 5670891 A	23-09-1997
			US 5821765 A	13-10-1998
US 4450470	A	22-05-1984	JP 1483318 C	27-02-1989
			JP 54107279 A	22-08-1979
			JP 63029828 B	15-06-1988
			JP 54107280 A	22-08-1979
			DE 2905022 A1	31-10-1979
			DE 2954501 C2	30-08-1990
			DE 2954502 C2	03-05-1990
			FR 2417187 A1	07-09-1979
			GB 2014785 A ,B	30-08-1979
			GB 2070860 A ,B	09-09-1981
			GB 2075259 A ,B	11-11-1981
			GB 2102625 A ,B	02-02-1983
			NL 7901023 A ,B,	14-08-1979
			US 5017503 A	21-05-1991
US 4949153	A	14-08-1990	JP 1932245 C	26-05-1995
			JP 6054795 B	20-07-1994
			JP 62237754 A	17-10-1987
			GB 2188778 A ,B	07-10-1987
US 2002123202	A1	05-09-2002	JP 2002261244 A	13-09-2002
JP 60076157	A	30-04-1985	NONE	