



(51) International Patent Classification:

H01L 23/528 (2006.01) H01L 21/768 (2006.01)

(21) International Application Number:

PCT/CN2019/105588

(22) International Filing Date:

12 September 2019 (12.09.2019)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

201811075278.X 14 September 2018 (14.09.2018) CN
201821514032.3 14 September 2018 (14.09.2018) CN

(71) Applicant: **CHANGXIN MEMORY TECHNOLOGIES, INC.** [CN/CN]; Room 630, Haiheng Building, No.6, Cuiwei Road, Economic and Technological Development Zone, Hefei, Anhui 230000 (CN).

(72) Inventor: **CHANG, Chih-Wei**; Room 630, Haiheng Building, No.6, Cuiwei Road, Economic and Technological Development Zone, Hefei, Anhui 230000 (CN).

(74) Agent: **SHANGHAI SAVVY INTELLECTUAL PROPERTY AGENCY**; Unit 606, Shenergy International Building, 1 Middle Fuxing Road, Huangpu District, Shanghai 200021 (CN).

(81) Designated States (*unless otherwise indicated, for every kind of national protection available*): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO,

DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Published:

— with international search report (Art. 21(3))

(54) Title: SEMICONDUCTOR DEVICE AND METHODS FOR MANUFACTURING THEREOF




Fig. 1

(57) Abstract: A semiconductor device and related manufacturing methods are provided. The semiconductor device includes one interconnection structure including: a substrate; a first insulating dielectric layer underneath a lower surface of the substrate; a second insulating dielectric layer on an upper surface of the substrate; a first connecting pad disposed within the first insulating dielectric layer; a metal connection member penetrating through a portion of the second insulating dielectric layer, the substrate and a portion of the first insulating dielectric layer to connect the first connecting pad; and a second connecting pad disposed within the second insulating dielectric layer and connecting the metal connection member. The metal connection member may be a Through-Silicon Via (TSV). The device includes a confined air gap surrounding the metal connection member, which improves the performance and reliability of the device.



SEMICONDUCTOR DEVICE AND METHODS FOR MANUFACTURING THEREOF

CROSS-REFERENCE TO RELATED APPLICATION

[0001] This application is based on and claims priority of the Chinese Patent Application No. 201811075278.X, filed on September 14, 2018 and entitled “SEMICONDUCTOR DEVICE AND METHODS FOR MANUFACTURING THEREOF.” The above-referenced application is incorporated herein by reference in their entirety.

TECHNICAL FIELD

[0002] This disclosure relates generally to the field of semiconductor technologies and, more specifically, to a semiconductor device and related manufacturing methods.

BACKGROUND

[0003] With rapid development in semiconductor technology, semiconductor chips are increasingly integrated to achieve faster speeds, larger storage capacities and more diverse functionalities. A higher level of integration leads to smaller feature size of the semiconductor device.

[0004] Three-dimensional (3D) integrated circuit (IC) is manufactured by advanced technologies which stack circuits of different functions into an integrated circuit of a three-dimensional structure. Compared to a two-dimensional (2D) IC, a 3D IC formed by the stacking technologies shortens signal transmission paths, thus offering a faster operation speed. Thus, 3D ICs can better satisfy the ever increasing demands in semiconductor industry for more powerful devices with smaller sizes, lower power consumption and more diverse functionalities.

[0005] Through-Silicon Via (TSV) technology, which connects stacked circuits in a 3D IC, is a critical technology. TSV creates shorter signal transmission paths between circuits in a 3D IC, thus allowing the device to operate at a higher speed. Additionally, TSV may reduce the parasitic effect, power consumption, size and weight of a device, and it does not limit the

number of circuits that can be stacked in a 3D ICs.

[0006] However, semiconductor devices manufactured by existing techniques have a number of limitations, including unsatisfactory resistance-capacitance (RC) delay and low reliability.

SUMMARY

[0007] In view of the limitations of existing technologies described above, this disclosure provides a semiconductor device and related manufacturing methods that address at least some of the aforementioned limitations.

[0008] One aspect of this inventive concept is directed to a semiconductor device, comprising at least one interconnection structure. The interconnection structure may comprise: a substrate having an upper surface and a lower surface opposing the upper surface; a first insulating dielectric layer underneath the lower surface of the substrate; a second insulating dielectric layer on the upper surface of the substrate; a first connecting pad disposed within the first insulating dielectric layer; a metal connection member penetrating through a first portion of the second insulating dielectric layer, the substrate, and a second portion of the first insulating dielectric layer to connect the first connecting pad, the metal connection member surrounded by an annular hollow space. The annular hollow space may have a first surface exposing the metal connection member, a second surface exposing the substrate, and a bottom surface.

[0009] The interconnection structure may further include a dielectric liner layer, a liner cover, and a second connecting pad. The dielectric liner layer may be located within the annular hollow space and cover the first surface, the second surface and the bottom surface. The dielectric liner layer may have a thickness that is smaller than half of a gap between the first surface and the second surface, thereby forming an air gap. The liner cover may be located on the dielectric liner layer and hermetically close the air gap that surrounds the metal connection member. The second connecting pad may be disposed within the second insulating dielectric layer and on the liner cover. The second connecting pad may be connecting the metal connection member.

[0010] In some embodiments, the substrate may comprise one or more of silicon, germanium, silicon-germanium, silicon carbide and gallium arsenide.

[0011] In some embodiments, the first insulating dielectric layer and the second insulating dielectric layer may comprise one or more of silicon nitride, silicon dioxide and silicon oxynitride.

[0012] In some embodiments, the first connecting pad, the metal connection member and the second connecting pad may comprise one or more of tungsten, copper, aluminum, silver, platinum and alloys thereof.

[0013] In some embodiments, the metal connection member may be a Through-Silicon Via (TSV).

[0014] In some embodiments, the annular hollow space may penetrate through the first portion of the second insulating dielectric layer, the substrate, and the second portion of the first insulating dielectric layer.

[0015] In some embodiments, a distance from the first surface to the second surface along a direction perpendicular to the first surface and the second surface may range from 0.1 μm to 5 μm .

[0016] Another aspect of this inventive concept is directed to a semiconductor device manufacturing method. The method may comprise: providing a substrate having a lower surface and an upper surface opposing the lower surface. A first insulating dielectric layer may be disposed underneath the lower surface, a first connecting pad may be disposed within the first insulating dielectric layer, and a second insulating dielectric layer may be disposed on the upper surface.

[0017] The method may further include disposing a metal connection member in the substrate. The metal connection member may penetrate through a first portion of the second insulating dielectric layer, the substrate, and a second portion of the first insulating dielectric layer to connect the first connecting pad. The method may further include forming an annular hollow space surrounding the metal connection member. The annular hollow space may have a first surface exposing the metal connection member, a second surface exposing the substrate, and a bottom surface.

[0018] The method may further include forming a dielectric liner layer within the annular

hollow space. The dielectric liner layer may cover the first surface, the second surface and the bottom surface, and have a thickness that is smaller than half of a gap between the first surface and the second surface along a direction perpendicular to the first surface and the second surface, thereby forming an air gap. The method may further include forming a liner cover on the dielectric liner layer to hermetically close the air gap, thereby forming a spacer surrounding the metal connection member; and disposing a second connecting pad within the second insulating dielectric layer, on the liner cover and connecting the metal connection member.

[0019] In some embodiments, the disposing a metal connection member in the substrate may comprise: etching the first portion of the second insulating dielectric layer, the substrate and the second portion of the first insulating dielectric layer with an aid of a mask to form a via exposing an upper surface of the first connecting pad; and depositing a metallic material within the via to form the metal connection member.

[0020] In some embodiments, the metallic material may be deposited by sputtering or electroplating.

[0021] In some embodiments, the first connecting pad, the metal connection member and the second connecting pad comprise one or more of tungsten, copper, aluminum, silver, platinum, and alloys thereof.

[0022] In some embodiments, the metal connecting member may be a TSV.

[0023] In some embodiments, the forming an annular hollow space may comprise: etching the first portion of the second insulating dielectric layer, the substrate and the second portion of the first insulating dielectric layer with an aid of a mask to form the annular hollow space surrounding the metal connection member. The annular hollow space may expose an upper surface of the first connecting pad.

[0024] In some embodiments, a distance from the first surface to the second surface along a direction perpendicular to the first surface and the second surface may range from 0.1 μm to 5 μm .

[0025] In some embodiments, the dielectric liner layer may be formed by atomic layer deposition (ALD).

[0026] In some embodiments, the liner cover may be formed by depositing an insulating dielectric material over an upper part of the annular hollow space, so as to close the annular

hollow space having the dielectric liner layer covering the first surface, the second surface and the bottom surface.

[0027] In some embodiments, the liner cover may be formed by depositing the insulating dielectric material by plasma enhanced chemical vapor deposition (PECVD).

[0028] In some embodiments, the spacer may comprise one or more of silicon nitride, silicon dioxide and silicon oxynitride.

[0029] Another aspect of this inventive concept is directed to a semiconductor device manufacturing method. The method may comprise: providing a substrate having a lower surface and an upper surface opposing the lower surface. A first insulating dielectric layer may be disposed underneath the lower surface, a first connecting pad may be disposed within the first insulating dielectric layer, and a second insulating dielectric layer may be disposed on the upper surface. The method may further include disposing a metal connection member in the substrate, the metal connection member penetrating through a first portion of the second insulating dielectric layer, the substrate, and a second portion of the first insulating dielectric layer to connect the first connecting pad; forming an annular hollow space surrounding the metal connection member, the annular hollow space having a first surface exposing the metal connection member, a second surface exposing the substrate, and a bottom surface; forming a dielectric layer within the annular hollow space to cover the first surface, the second surface and the bottom surface, and continuing to grow the dielectric layer to form a liner cover to close the annular hollow space, thereby forming an spacer which confines therein an air gap and surrounds the metal connection member; and disposing a second connecting pad within the second insulating dielectric layer, the second connecting pad located on the liner cover and connecting the metal connection member.

[0030] In some embodiments, the first connecting pad, the metal connecting member, and the second connecting pad may comprise one or more of tungsten, copper, aluminum, silver, platinum, and alloys thereof. The metal connection member may be a TSV.

[0031] The air gap in the interconnection structure of the semiconductor device effectively reduces the parasitic capacitance and RC delays of the semiconductor device. As a result, the operating speed and reliability of the device may be substantially improved. In addition, with the methods of this inventive concept, a uniform air gap can be formed in the semiconductor

device, which can further improve the reliability of the device.

BRIEF DESCRIPTION OF THE DRAWINGS

[0032] The accompanying drawings, which are incorporated and constitute a part of the description, illustrate embodiments consistent with this inventive concept and, together with the description, serve to explain the disclosed principles. It is apparent that these drawings present only some embodiments of this inventive concept and those of ordinary skill in the art may obtain drawings of other embodiments from them without exerting any creative effort.

[0033] Fig. 1 is a schematic cross-sectional view of a semiconductor device in accordance with one embodiment of this inventive concept.

[0034] Figs. 2A, 2B, 2C, 2D, 2E, 2F, 2G, 2H, 2I, 2J, 2K, 2L, and 2M are schematic cross-sectional views illustrating various stages of a semiconductor device manufacturing method in accordance with one or more embodiments of this inventive concept.

[0035] Figs. 3A, 3B, 3C, 3D, 3E, 3F, 3G, 3H, 3I, 3J, and 3K are schematic cross-sectional views illustrating various stages of a semiconductor device manufacturing method in accordance with one or more embodiments of this inventive concept.

[0036] Figs. 4A, 4B, 4C, 4D, 4E, 4F, 4G, 4H, 4I, and 4J are schematic cross-sectional views illustrating various stages of a semiconductor device manufacturing method in accordance with one or more embodiments of this inventive concept.

List of Reference Numerals in Drawings

1	substrate
21	first insulating dielectric layer
211	first portion of first insulating dielectric layer
212	second portion of first insulating dielectric layer
22	second insulating dielectric layer
221	first portion of second insulating dielectric layer
222	second portion of second insulating dielectric layer
223	third insulating dielectric layer
224	dielectric layer
23	trench
3	metal conductor
31	first connecting pad
32	metal connection member

33	second connecting pad
4	spacer
41	dielectric liner layer
42	liner cover
5	air gap
61	first mask layer
62	second mask layer
71	via
72	annular hollow space
721	first surface
722	second surface
723	bottom surface

DETAILED DESCRIPTION OF THE EMBODIMENTS

[0037] Exemplary embodiments will now be described more fully with reference to the accompanying drawings. However, these exemplary embodiments can be implemented in many forms and should not be construed as being limited to those set forth herein. Rather, these embodiments are presented to provide a full and thorough understanding of this inventive concept and to fully convey the concepts of the embodiments to others skilled in the art.

[0038] In addition, the described features, structures, and characteristics may be combined in any suitable manner in one or more embodiments. In the following detailed description, many specific details are set forth to provide a more thorough understanding of this inventive concept. However, those skilled in the art will recognize that the various embodiments can be practiced without one or more of the specific details or with other methods, components, materials, or the like. In some instances, well-known structures, materials, or operations are not shown or not described in detail to avoid obscuring aspects of the embodiments.

[0039] As used herein, the term “semiconductor device” may generally refer to a solid-state device including one or more semiconductor materials. Examples of semiconductor devices may include, among others, logic devices, memory devices and diodes. Furthermore, the term “semiconductor device” may refer to a finished device or to an assembly or other structure at various stages of processing before becoming a finished device. Depending upon the context in which it is used, the term “substrate” may refer to a wafer-level substrate or to a singularized, die-level substrate. A person having ordinary skill in the relevant art will recognize that suitable

steps of the methods described herein can be performed at the wafer-level or the die-level. Furthermore, unless indicated otherwise in the context, structures disclosed herein can be formed using conventional semiconductor manufacturing techniques. Materials can be deposited using, for example, chemical vapor deposition (CVD), physical vapor deposition (PVD), atomic layer deposition (ALD), spin coating, and/or other suitable techniques. Similarly, materials can be removed using, for example, plasma etching, wet etching, chemical-mechanical planarization or other suitable techniques.

[0040] Herein, the terms “upper”, “lower” and the like are used only in a relative sense or with reference to the orientation of the described item in general use and are not intended to be limiting. The terms “first,” “second,” and the like, if and where used herein, do not denote any order, quantity, or importance, but rather are used to distinguish one element from another.

[0041] Fig. 1 is a schematic cross-sectional view of a semiconductor device in accordance with one embodiment of this inventive concept. As shown in Fig. 1, the semiconductor device may include at least one interconnection structure (two interconnection structures are shown in Fig. 1 as an example). The semiconductor device will be described below in details to explain this inventive concept. As shown in Fig. 1, the interconnection structure may include a substrate 1, a first insulating dielectric layer 21, a second insulating dielectric layer 22, a metal conductor 3 and a spacer 4. The substrate 1 may have an upper surface and a lower surface opposing the upper surface. The first insulating dielectric layer 21 and the second insulating dielectric layer 22 may be respectively stacked on the two opposing surfaces of the substrate 1. That is, the first insulating dielectric layer 21 may be disposed underneath the lower surface of the substrate 1, and the second insulating dielectric layer 22 may be disposed on the upper surface of the substrate 1.

[0042] The metal conductor 3 may include a first connecting pad 31 disposed within the first insulating dielectric layer 21, a second connecting pad 33 disposed within the second insulating dielectric layer 22, and a metal connection member 32 (31, 32, and 33 shown in Fig. 2L) penetrating through the substrate 1 and connecting the first connecting pad 31 and the second connecting pad 33. The metal connecting member 32 may be a Through-Silicon Via (TSV). The spacer 4 may be made of an insulating dielectric material and surrounding the metal connection member 32. A confined air gap 5 may be formed within the spacer 4. The

semiconductor device may be combined with additional one or more layers. For example, without limiting this inventive concept, the device may be combined with another substrate 1, as shown in Fig. 1.

[0043] The substrate 1 may be made of any suitable semiconductor material such as silicon, germanium, silicon-germanium, silicon carbide, gallium arsenide, etc.

[0044] The first insulating dielectric layer 21 and the second insulating dielectric layer 22 may be made of materials including, but not limited to, SiO₂, SiN, SiON, etc. The first insulating dielectric layer 21 may include a first portion 211 and a second portion 212 stacked on the first portion 211.

[0045] The first connecting pad 31 of the metal conductor 3 may be disposed between the first portion 211 and the second portions 212 of the first insulating dielectric layer 21. The second connecting pad 33 may be disposed within the second insulating dielectric layer 22. The metal connection member 32 may penetrate through the substrate 1 and connect the first connecting pad 31 and the second connecting pad 33. The metal conductor 3 may be made of a metallic material including, but not limited to, tungsten, copper, aluminum, silver, platinum or alloys thereof. The first connecting pad 31, the metal connection member 32 and the second connecting pad 33 may be made of a same metallic material or of different metallic materials.

[0046] The spacer 4 may be made of an insulating dielectric material including, but not limited to, SiO₂, SiN, SiON.

[0047] In the semiconductor device of this inventive concept, the interconnection structure of the semiconductor device includes an air gap, which may effectively reduce the parasitic capacitance of the semiconductor device and thus reduce its RC delays. As a result, the operating speed and reliability of the semiconductor device may be greatly improved.

[0048] Based on the semiconductor device described above, this inventive concept further presents a semiconductor device manufacturing method. The semiconductor device of this inventive invention can be manufactured using one of multiple possible methods. Figs. 2A, 2B, 2C, 2D, 2E, 2F, 2G, 2H, 2I, 2J, 2K, 2L, and 2M are schematic cross-sectional views illustrating various stages of a semiconductor device manufacturing method in accordance with one or more embodiments of this inventive concept.

[0049] Referring to Fig. 2A, a patterned first mask layer 61 may be formed on a stacked structure consisting of a first portion 221 of a second insulating dielectric layer, a substrate 1 and a first insulating dielectric layer 21 containing a first connecting pad 31. The patterned first mask layer 61 may be formed on an upper surface of the first portion 221 of the second insulating dielectric layer, and may be a photoresist layer.

[0050] As shown in Fig. 2B, with the aid of the first mask layer 61, the first portion 221 of the second insulating dielectric layer, the substrate 1 and the first insulating dielectric layer 21 may be etched to form a via 71 exposing the first connecting pad 31. The etching may stop upon reaching an upper surface of the first connecting pad 31. Alternatively, the etching may stop upon reaching the interior of the first connecting pad 31. In the case illustrated in Fig. 2B, the etching stops at the interior of the first connecting pad 31 (hence the first connecting pad 31 is partially removed). This inventive concept, however, is not so limited, and those of ordinary skill in the art can make a suitable choice in this regard based on the actual conditions. The first mask layer 61 may be removed after the via 71 is formed.

[0051] Subsequently, as shown in Fig. 2C, the via 71 may be filled with a metallic material. The filling may be accomplished by, for example, sputtering or electroplating, and the metallic material may be, for example, Cu. The filling may be performed until the upper surface of the first portion 221 of the second insulating dielectric layer is covered by the metallic material. After that, the metallic material deposited on the upper surface of the first portion 221 of the second insulating dielectric layer may be removed by, for example, chemical mechanical polishing (CMP) process, thereby exposing the upper surface of the first portion 221 of the second insulating dielectric layer, as shown in Fig. 2D. The metallic material deposited in the via 71 may form the metal connection member 32 of the metal conductor 3. The metal connection member 32 may connect the first connecting pad 31. The metal connection member 32 may be a TSV.

[0052] Next, as shown in Fig. 2E, a patterned second mask layer 62 may be formed on the upper surface of the first portion 221 of the second insulating dielectric layer. The second mask layer 62 may be a photoresist layer.

[0053] As shown in Fig. 2F, with the aid of the second mask layer 62, the first portion 221 of the second insulating dielectric layer, the substrate 1 and the second portion 212 of the first

insulating dielectric layer 21 may be etched to form an annular hollow space 72 surrounding the metal connection member 32. The annular hollow space 72 may expose a surface of the first connecting pad 31, and an outer surface of the metal connection member 32, i.e., a first surface 721. The annular hollow space 72 may further expose a side wall, referred hereinafter as a second surface 722. The second surface 722 may extend through the second portion 212 of the first insulating dielectric layer, the substrate 1 and the first portion 221 of the second insulating dielectric layer. The surface of the first connecting pad 31 and, optionally, the surface of the first insulating dielectric layer that are exposed at the bottom of the annular hollow space 72 may be collectively referred to hereinafter as a bottom surface 723. The annular hollow space 72 may have a cross section in the shape of, for example, a circle or a polygon. The metal connection member 32 may also have a cross section in the shape of, for example, a circle or a polygon. A distance from the first surface 721 exposing the metal connection member 32 to the second surface 722, along a direction perpendicular to the first surface and the second surface, may be in a range of 0.1 μm to 5 μm .

[0054] As shown in Fig. 2G, a dielectric liner layer 41 may be formed to cover the first surface 721, the second surface 722 and the bottom surface 723. The dielectric liner layer 41 may be made of a material such as SiN by, for example, atomic layer deposition (ALD).

[0055] Afterward, a spacer 4 surrounding the metal connection member 32 and sealing the annular hollow space 72 may be formed. An air gap 5 may be confined within the spacer 4. The spacer 4 may have a surface flush with the upper surface of the first portion 221 of the second insulating dielectric layer and an upper surface of the metal connection member 32. For example, as shown in Fig. 2H, a third insulating dielectric layer 223 may be formed by depositing an insulating dielectric material by, for example, a plasma-enhanced chemical vapor deposition on the upper surface of the first portion 221 of the second insulating dielectric layer. An upper part of the annular hollow space 72 may be filled by the insulating dielectric material. A portion of the third insulating dielectric layer 223 that is deposited higher than the upper surface of the first portion 221 of the second insulating dielectric layer may be removed by, for example, a chemical mechanical polishing (CMP) process, so that the upper surface of the first portion 221 of the second insulating dielectric layer and the upper surface of the metal connection member 32 are exposed. A liner cover 42 formed by filling the upper part of the

annular hollow space 72 with the insulating dielectric material may seal the annular hollow space 72, while the annular hollow space 72 may have the dielectric liner layer 41 covering the first surface 721, the second surface 722 and the bottom surface 723. As a result, the spacer 4 confining the air gap 5 may be formed. The third insulating dielectric layer 223 may be made of the same material as the dielectric liner layer 41 or a different material. While the third insulating dielectric layer 223 and the dielectric liner layer 41 are shown as being made of a same material in the drawings, this inventive concept is not so limited. The surface of the spacer 4 may be flush with the upper surface of the first portion 211 of the second insulating dielectric layer and the upper surface of the metal connection member 32, as shown in Fig. 2I.

[0056] As shown in Fig. 2J, a second portion 222 of the second insulating dielectric layer may be deposited over the upper surfaces of the first portion 221 of the second insulating dielectric layer, the metal connection member 32 and an upper surface of the spacer 4 to cover the first portion 221 of the second insulating dielectric layer, the metal connection member 32 and the spacer 4. The second portion 222 of the second insulating dielectric layer may be made of the same material as the first portion 221 of the second insulating dielectric layer or a different material.

[0057] As shown in Fig. 2K, a trench 23 may be formed in the second portion 222 of the second insulating dielectric layer to expose the upper surfaces of the spacer 4 and the metal connection member 32.

[0058] Finally, the trench 23 may be filled with a metallic material to form the second connecting pad 33 that connects the metal connection member 32. As such, the second connecting pad 33, the metal connection member 32 and the first connecting pad 31 may collectively constitute the metal conductor 3. As shown in Fig. 2L, the trench 23 may be filled with a metallic material such as Cu by, for example, sputtering or electroplating, until the metallic material covers the second portion 222 of the second insulating dielectric layer. Then the portion of the metallic material deposited higher than the upper surface of the second portion 222 of the second insulating dielectric layer may be removed by, for example, a CMP process, so that the upper surfaces of the second portion 222 of the second insulating dielectric layer and the second connecting pad 33 are exposed, as shown in Fig. 2M. In this embodiment, the first portion 221 and the second portion 222 of the second insulating dielectric layer may

collectively constitute the second insulating dielectric layer 22 (as shown in Fig. 1).

[0059] Figs. 3A, 3B, 3C, 3D, 3E, 3F, 3G, 3H, 3I, 3J, and 3K are schematic cross-sectional views illustrating various stages of a semiconductor device manufacturing method in accordance with one or more embodiments of this inventive concept. Steps in the method shown in Figs. 3A to 3H are the same as corresponding steps shown in Figs. 2A to 2H and thus will not be repeatedly described here.

[0060] As shown in Fig. 3I, after the structure of Fig. 3H is formed, the third insulating dielectric layer 223 and the dielectric liner layer 41 may be partially removed by etching or other suitable methods to form a trench 23 to expose the upper surfaces of the spacer 4 and the metal connection member 32.

[0061] Then the trench 23 may be filled with a metallic material to form the second connecting pad 33 that connects the metal connection member 32. As such, the first connecting pad 31, the metal connection member 32 and the second connecting pad 33, may collectively constitute the metal conductor 3. As shown in Fig. 3J, the trench 23 may be filled with a metallic material such as Cu by, for example, sputtering or electroplating, until the metallic material covers the upper surface of the third insulating dielectric layer 223. Then, the portion of the metallic material deposited higher than the upper surface of the third insulating dielectric layer 223 may be removed by, for example, a CMP process to expose the third insulating dielectric layer 223 and second connecting pad 33, as shown in Fig. 3K. In this embodiment, the third insulating dielectric layer 223, the dielectric liner layer 41 and the first portion 221 of the second insulating dielectric layer may collectively constitute the second insulating dielectric layer 22 of the semiconductor device (as shown in Fig. 1).

[0062] Figs. 4A, 4B, 4C, 4D, 4E, 4F, 4G, 4H, 4I, and 4J are schematic cross-sectional views illustrating various stages of a semiconductor device manufacturing method in accordance with one or more embodiments of this inventive concept. Steps in the method shown in Figs. 4A to 4F are the same as corresponding steps shown in Figs. 2A to 2F and thus will not be repeatedly described here.

[0063] As shown in Fig. 4G, after the structure of Fig. 4F is formed, a dielectric layer 224 may be formed to cover the first surface 721, the second surface 722 and the bottom surface 723 (721, 722, and 723 shown in Fig. 4F). The dielectric liner layer 224 may be made of a

material such as SiN by, for example, atomic layer deposition (ALD). After that, growth of the dielectric layer may continue until it closes the first surface 721, the second surface 722 and the bottom surface 723 so as to form the annular hollow space 72 comprising dielectric layers. The further grown insulating dielectric material at an upper part of the annular hollow space 72 may form the liner cover 42 to form the spacer 4. In this way, an air gap 5 may be confined within the spacer 4.

[0064] As shown in Fig. 4H, part of the dielectric layer 224 may be removed by etching or other suitable methods to form a trench 23 exposing the upper surfaces of the spacer 4 and the metal connection member 32.

[0065] Then, the trench 23 may be filled with a metallic material to form the second connecting pad 33 that connects the metal connection member 32. As such, the first connecting pad 31, the metal connection member 32 and the second connecting pad 33, may collectively constitute the metal conductor 3. As shown in Fig. 4I, the trench 23 may be filled by a metallic material such as Cu by, for example, sputtering or electroplating, until the metallic material covers the dielectric layer 224. Then, the portion of the metallic material deposited higher than the upper surface of the dielectric layer 224 may be removed by, for example, a CMP process, to expose the underlying dielectric layer 224 and second connecting pad 33, as shown in Fig. 4J. In this embodiment, the dielectric layer 224 and the first portion 221 of the second insulating dielectric layer may collectively constitute the second insulating dielectric layer 22 of the semiconductor device (as shown in Fig. 1).

[0066] The semiconductor device manufactured using any of the aforementioned methods may include a uniform air gap, which helps to improve the reliability of the semiconductor device.

[0067] Other embodiments of the present disclosure will be apparent to those skilled in the art from considering the specification and practicing the invention disclosed herein. Accordingly, this disclosure is intended to cover all and any variations, uses, or adaptations of the disclosure which follow, in general, the principles thereof and include such departures from the present disclosure as come within common knowledge or customary practice within the art to which the invention pertains. It is also intended that the specification and examples be considered as exemplary only, with true scope and spirit of the disclosure being indicated by

the appended claims.

[0068] It is to be understood that the present disclosure is not limited to the exact structures as described above and illustrated in the figures and may be modified or changed without departing from its scope. The scope of the disclosure is intended to be defined only by the appended claims.

CLAIMS

1. A semiconductor device, comprising at least one interconnection structure, wherein each of the at least one interconnection structure comprises:

a substrate having an upper surface and a lower surface opposing the upper surface;

a first insulating dielectric layer underneath the lower surface of the substrate;

a second insulating dielectric layer on the upper surface of the substrate;

a first connecting pad disposed within the first insulating dielectric layer;

a metal connection member penetrating through a first portion of the second insulating dielectric layer, the substrate, and a second portion of the first insulating dielectric layer to connect the first connecting pad, the metal connection member surrounded by an annular hollow space having a first surface exposing the metal connection member, a second surface exposing the substrate, and a bottom surface;

a dielectric liner layer, located within the annular hollow space and covering the first surface, the second surface and the bottom surface, the dielectric liner layer having a thickness that is smaller than half of a gap between the first surface and the second surface, thereby forming an air gap;

a liner cover, located on the dielectric liner layer and hermetically closing the air gap that surrounds the metal connection member; and

a second connecting pad disposed within the second insulating dielectric layer and on the liner cover, the second connecting pad connecting the metal connection member.

2. The semiconductor device of claim 1, wherein the substrate comprises one or more of silicon, germanium, silicon-germanium, silicon carbide and gallium arsenide.

3. The semiconductor device of claim 1, wherein the first insulating dielectric layer and the second insulating dielectric layer comprise one or more of silicon nitride, silicon dioxide and silicon oxynitride.

4. The semiconductor device of claim 1, wherein the first connecting pad, the metal

connection member and the second connecting pad comprise one or more of tungsten, copper, aluminum, silver, platinum and alloys thereof.

5. The semiconductor device of claim 1, wherein the metal connection member is a Through-Silicon Via (TSV).

6. The semiconductor device of claim 1, wherein the annular hollow space penetrates through the first portion of the second insulating dielectric layer, the substrate, and the second portion of the first insulating dielectric layer.

7. The semiconductor device of claim 1, wherein a distance from the first surface to the second surface along a direction perpendicular to the first surface and the second surface ranges from 0.1 μ m to 5 μ m.

8. A semiconductor device manufacturing method, comprising:

providing a substrate having a lower surface and an upper surface opposing the lower surface, wherein a first insulating dielectric layer is disposed underneath the lower surface, a first connecting pad is disposed within the first insulating dielectric layer, and a second insulating dielectric layer is disposed on the upper surface;

disposing a metal connection member in the substrate, the metal connection member penetrating through a first portion of the second insulating dielectric layer, the substrate, and a second portion of the first insulating dielectric layer to connect the first connecting pad;

forming an annular hollow space surrounding the metal connection member, the annular hollow space having a first surface exposing the metal connection member, a second surface exposing the substrate, and a bottom surface;

forming a dielectric liner layer within the annular hollow space, the dielectric liner layer covering the first surface, the second surface and the bottom surface, and having a thickness that is smaller than half a gap between the first surface and the second surface along a direction perpendicular to the first surface and the second surface, thereby forming an air gap;

forming a liner cover on the dielectric liner to hermetically close the air gap, thereby

forming a spacer surrounding the metal connection member; and

disposing a second connecting pad within the second insulating dielectric layer, on the liner cover and connecting the metal connection member.

9. The method of claim 8, wherein the disposing a metal connection member in the substrate comprises:

etching the first portion of the second insulating dielectric layer, the substrate and the second portion of the first insulating dielectric layer with an aid of a mask to form a via exposing an upper surface of the first connecting pad; and

depositing a metallic material within the via to form the metal connection member.

10. The method of claim 9, wherein the metallic material is deposited by sputtering or electroplating.

11. The method of claim 8, wherein the first connecting pad, the metal connection member and the second connecting pad comprise one or more of tungsten, copper, aluminum, silver, platinum, and alloys thereof.

12. The method of claim 8, wherein the metal connecting member is a Through-Silicon Via (TSV).

13. The method of claim 8, wherein the forming an annular hollow space comprises:

etching the first portion of the second insulating dielectric layer, the substrate and the second portion of the first insulating dielectric layer with an aid of a mask to form the annular hollow space surrounding the metal connection member, the annular hollow space exposing an upper surface of the first connecting pad.

14. The method of claim 8, wherein a distance from the first surface to the second surface along a direction perpendicular to the first surface and the second surface ranges from 0.1 μm to 5 μm .

15. The method of claim 8, wherein the dielectric liner layer is formed by atomic layer deposition (ALD).

16. The method of claim 8, wherein the liner cover is formed by depositing an insulating dielectric material over an upper part of the annular hollow space, so as to close the annular hollow space having the dielectric liner layer covering the first surface, the second surface and the bottom surface.

17. The method of claim 16, wherein the liner cover is formed by depositing the insulating dielectric material by plasma enhanced chemical vapor deposition (PECVD).

18. The method of claim 8, wherein the spacer comprises one or more of silicon nitride, silicon dioxide and silicon oxynitride.

19. A semiconductor device manufacturing method, comprising:

providing a substrate having a lower surface and an upper surface opposing the lower surface, wherein a first insulating dielectric layer is disposed underneath the lower surface, a first connecting pad is disposed within the first insulating dielectric layer, and a second insulating dielectric layer is disposed on the upper surface;

disposing a metal connection member in the substrate, the metal connection member penetrating through a first portion of the second insulating dielectric layer, the substrate, and a second portion of the first insulating dielectric layer to connect the first connecting pad;

forming an annular hollow space surrounding the metal connection member, the annular hollow space having a first surface exposing the metal connection member, a second surface exposing the substrate, and a bottom surface;

forming a dielectric layer within the annular hollow space to cover the first surface, the second surface and the bottom surface, and continuing to grow the dielectric layer to form a liner cover to close the annular hollow space, thereby forming an spacer which confines an air gap and surrounds the metal connection member; and

disposing a second connecting pad within the second insulating dielectric layer, the second connecting pad located on the liner cover and connecting the metal connection member.

20. The method of claim 19, wherein the first connecting pad, the metal connection member and the second connecting pad comprise one or more of tungsten, copper, aluminum, silver, platinum, and alloys thereof, and wherein the metal connection member is a Through-Silicon Via (TSV).




Fig. 1




Fig. 2A




Fig. 2B




Fig. 2C




Fig. 2D




Fig. 2E

4/18




Fig. 2F




Fig. 2G




Fig. 2H




Fig. 2I




Fig. 2J




Fig. 2K




Fig. 2L




Fig. 2M




Fig. 3A




Fig. 3B




Fig. 3C




Fig. 3D




Fig. 3E




Fig. 3F




Fig. 3G




Fig. 3H




Fig. 3I




Fig. 3J




Fig. 3K




Fig. 4A




Fig. 4B




Fig. 4C

15/18




Fig. 4D




Fig. 4E




Fig. 4F




Fig. 4G




Fig. 4H




Fig. 4I




Fig. 4J

INTERNATIONAL SEARCH REPORT

International application No.

PCT/CN2019/105588

A. CLASSIFICATION OF SUBJECT MATTER

H01L 23/528(2006.01)i; H01L 21/768(2006.01)i

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

CNKI, CNPAT, WPI, IEEE: semiconduct+, connect+, interconnect+, dielectric, insulat+, pad?, metal, conduct+, plug+, liner?, cover+, lid?, air, gap, space, hollow, cavit???, surround+, ring?, annular

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	CN 102623433 A (UNIV. TSINGHUA) 01 August 2012 (2012-08-01) description, paragraphs [0033]-[0049] and figures 1-13	1-7
Y	US 2018166319 A1 (GLOBALFOUNDRIES INC.) 14 June 2018 (2018-06-14) description, paragraphs [0031]-[0034] and figure 11	1-7
A	CN 107680953 A (RUILI INTEGRATED CIRCUIT CO., LTD.) 09 February 2018 (2018-02-09) the whole document	1-20
A	CN 107731744 A (BEIJING INST. TECHNOLOGY) 23 February 2018 (2018-02-23) the whole document	1-20
PX	CN 208753310 U (CHANGXIN MEMORY TECHNOLOGIES, INC.) 16 April 2019 (2019-04-16) description, paragraphs [0006]-[0070] and figures 1-4J	1-20



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:

“A” document defining the general state of the art which is not considered to be of particular relevance

“D” document cited by the applicant in the international application

“E” earlier application or patent but published on or after the international filing date

“L” document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

“O” document referring to an oral disclosure, use, exhibition or other means

“P” document published prior to the international filing date but later than the priority date claimed

“T” later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

“X” document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

“Y” document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

“&” document member of the same patent family

Date of the actual completion of the international search

26 November 2019

Date of mailing of the international search report

11 December 2019

Name and mailing address of the ISA/CN

National Intellectual Property Administration, PRC
6, Xitucheng Rd., Jimen Bridge, Haidian District, Beijing
100088
China

Authorized officer

LAI, Fengping

Facsimile No. (86-10)62019451

Telephone No. 86-(10)-53961228

INTERNATIONAL SEARCH REPORT
Information on patent family members

International application No.

PCT/CN2019/105588

Patent document cited in search report			Publication date (day/month/year)	Patent family member(s)			Publication date (day/month/year)
CN	102623433	A	01 August 2012	CN	102623433	B	24 September 2014
US	2018166319	A1	14 June 2018	TW	I657538	B	21 April 2019
				TW	201834145	A	16 September 2018
				CN	108231764	A	29 June 2018
				US	2019198381	A1	27 June 2019
				US	10319627	B2	11 June 2019
CN	107680953	A	09 February 2018	WO	2019091421	A1	16 May 2019
				CN	207409478	U	25 May 2018
CN	107731744	A	23 February 2018	None			
CN	208753310	U	16 April 2019	None			