




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

<p>(51) International Patent Classification ⁶ : H04N 1/40, G06F 15/00</p>	<p>A1</p>	<p>(11) International Publication Number: WO 97/28639 (43) International Publication Date: 7 August 1997 (07.08.97)</p>
---	------------------	--

<p>(21) International Application Number: PCT/US97/00350 (22) International Filing Date: 13 January 1997 (13.01.97) (30) Priority Data: 08/594,424 31 January 1996 (31.01.96) US (71) Applicant: ANALOGIC CORPORATION [US/US]; 8 Centennial Drive, Peabody, MA 01960 (US). (72) Inventors: DOLAZZA, Enrico; 79 Marlborough Street, Boston, MA 02116 (US). FINCH, Roger; 445 Linebrook Road, Ipswich, MA 01938 (US). (74) Agents: KUSMER, Toby, H. et al.; Lappin & Kusmer L.L.P., Two Hundred State Street, Boston, MA 02109 (US).</p>	<p>(81) Designated States: JP, European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE). Published <i>With international search report.</i></p>
--	---

(54) Title: CONTINUOUS SELF-CALIBRATING DATA ACQUISITION SYSTEM



(57) Abstract

A system (10) for and method of compensating for performance differences in a set of information channels is disclosed. The system (10) and method model each channel as linear and characterize the channel by an offset and a gain. The system (10) includes memory (99) for storing the offsets and gains associated with the N channels. The system (10) further includes means for mathematically adjusting the output of each information channel by that channel's associated offset and gain. The system (10) further includes filters (92, 93) for reducing the effect of random noise on the measurements of the offsets and gains by generating signals representative of time weighted averages O_{jm} of the offsets and gains.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AM	Armenia	GB	United Kingdom	MW	Malawi
AT	Austria	GE	Georgia	MX	Mexico
AU	Australia	GN	Guinea	NE	Niger
BB	Barbados	GR	Greece	NL	Netherlands
BE	Belgium	HU	Hungary	NO	Norway
BF	Burkina Faso	IE	Ireland	NZ	New Zealand
BG	Bulgaria	IT	Italy	PL	Poland
BJ	Benin	JP	Japan	PT	Portugal
BR	Brazil	KE	Kenya	RO	Romania
BY	Belarus	KG	Kyrgystan	RU	Russian Federation
CA	Canada	KP	Democratic People's Republic of Korea	SD	Sudan
CF	Central African Republic	KR	Republic of Korea	SE	Sweden
CG	Congo	KZ	Kazakhstan	SG	Singapore
CH	Switzerland	LI	Liechtenstein	SI	Slovenia
CI	Côte d'Ivoire	LK	Sri Lanka	SK	Slovakia
CM	Cameroon	LR	Liberia	SN	Senegal
CN	China	LT	Lithuania	SZ	Swaziland
CS	Czechoslovakia	LU	Luxembourg	TD	Chad
CZ	Czech Republic	LV	Latvia	TG	Togo
DE	Germany	MC	Monaco	TJ	Tajikistan
DK	Denmark	MD	Republic of Moldova	TT	Trinidad and Tobago
EE	Estonia	MG	Madagascar	UA	Ukraine
ES	Spain	ML	Mali	UG	Uganda
FI	Finland	MN	Mongolia	US	United States of America
FR	France	MR	Mauritania	UZ	Uzbekistan
GA	Gabon			VN	Viet Nam

CONTINUOUS SELF-CALIBRATING DATA ACQUISITION SYSTEM**1 Related Applications**

2 This application is related to U.S. Patent Application Serial No. 08/594,122,
3 entitled Apparatus for and Method of Autozeroing the Input of a Charge-to-Voltage
4 Converter filed in the names of Hans Weedon and Roger Finch (Attorney's Docket No.
5 ANA-51); U.S. Patent Application Serial No. 08/594,426, entitled Apparatus for and
6 Method of Autozeroing the Output of a Charge-to-Voltage Converter, filed in the names of
7 Enrico Dolazza, Hans Weedon and Roger Finch (Attorney's Docket No. ANA-52); and
8 U.S. Patent Application Serial No. 08/594,425, entitled Reset Charge Compensation
9 Circuit, filed in the names of Hans Weedon and Roger Finch, (Attorney's Docket No.
10 ANA-67); all filed on the same day as the present application, and all incorporated herein
11 by reference.

12

13 Field of the Invention

14 The present invention relates generally to apparatus for and methods of calibrating
15 charge-to-voltage converters of a data acquisition system, and more particularly to such
16 apparatus and methods for use with input signals of very low amplitudes.

17

18 Background of the Invention

19 While a number of autozeroing circuits are known and have proven effective
20 generally, such as those described in U.S. Patents 4,163,947 and 5,053,770, their utility
21 is seriously impaired when processing electrical signals of extremely low amplitude.

22 For example, digital or computed radiology is a known technique in which X-ray
23 latent images are formed on a special substrate or plate rather than the usual X-ray film.
24 In one form of computed radiology, the latent image is scanned with a laser and each image
25 pixel is read out as an electrical charge. Computed radiology is superior to X-ray films for
26 several reasons.

27 The substrate is typically erasable and reusable, while X-ray film is not. Secondly,
28 physical examinations call for a predetermined level of X-ray energy depending upon which
29 part of the body is being X-rayed, i.e., a peak voltage and maximum milliampere level for
30 powering the X-ray source, and in the case of a pulsed X-ray source, the time duration of

1 each pulse driving the pulsed X-ray source. If the parameters of the X-ray exposure are
2 wrong the resulting X-ray image recorded on film tends to be either under or over exposed,
3 because of the mismatch between the X-ray flux and the film dynamic range, resulting in
4 poor diagnostic quality images. Yet another advantage of computed radiology is that
5 information derived from the latent image formed in the substrate intrinsically can be
6 formed as a digital data file. The data is therefore easily stored in memory and archived,
7 and more readily transferred than information contained in X-ray film, without deterioration
8 of data. Thus, various digital processing algorithms and techniques become available
9 making it easier to process the data, such as spatial filtering and other image enhancement
10 techniques and transfer the data from one location to another, by network or modem, for
11 example.

12 A fourth advantage of computed radiology, at least with respect to certain substrate
13 materials, is that the X-ray dosage can be reduced because the material used has a higher
14 DQE than that of standard X-ray film.

15 In the U.S. the estimate of X-ray images recorded on film that are so poor as to
16 require the retaking of the image ("recall") is estimated to be around 20%. Radiologists
17 expect this number to go up, because of greater reliance on X-ray technicians who are
18 typically less trained and often less skillful than the average radiologist. On the other hand,
19 in computed radiology the signals representative of pixels of a latent image on a plate can
20 be digitized over a sufficiently large dynamic range so that one should not have to retake
21 the X-ray image.

22 In a certain implementation of computed radiology, an exposed X-ray plate is
23 scanned, for example by a laser beam, and each pixel defined area of the plate is read over
24 a time of about 30 to 70 μ sec to permit the full charge of the reading to be collected into
25 a charge-to-voltage conversion device. The resulting voltages are then typically converted
26 to digital format for storage, processing and display. Obviously, sequentially reading the
27 typically millions of pixels for each plate into but a single information channel would be
28 unduly time consuming. By using multiple (e.g., 64) channels or charge-to-voltage
29 converters for reading the plate, one can considerably reduce the time required to read the
30 plate.

1 The amount of charge per pixel read out from computed radiology substrates tends
2 to be quite small. For example, the amount of charge per pixel of a recently developed
3 substrate is typically on the order of a few picocoloumbs full scale, e.g., less than about 5
4 or 6 picocoloumbs. The process of measuring such small signals is extremely sensitive to
5 noise. In fact, noise sources which are normally ignored in traditional design must be either
6 eliminated or compensated for to accurately measure the charge on each pixel.

7 In addition to reducing random noise, structured noise contributing to artifacts in the
8 final image should also be reduced in such a system. One important source of structured
9 noise in such a system is the noise associated with differences in channel characteristics (the
10 input-output transfer function of the channel, defined by the offset and gain of the channel),
11 typically due to varying component characteristics. Even high performance components
12 perform within a given tolerance, and components in one channel typically have slightly
13 different characteristics than corresponding components in the other channels. Each channel
14 is typically dedicated to reading a fixed number of columns of image data, and therefore,
15 differences between the channel characteristics tend to produce visual artifacts in the form
16 of stripes in the image. Such noise can be termed "structured" noise (as compared with
17 random noise) because it is inherent in the structure of the system and because it occurs
18 repeatedly in each image produced by the system. To produce high quality images, it is
19 important to reduce structured noise associated with such varying component characteristics.

1 **Objects of the Invention**

2 Accordingly, it is a primary object of the present invention to provide an apparatus
3 for and method of compensating for performance differences between the channels of a data
4 acquisition system.

5 Another object of the present invention is to provide an apparatus for and method
6 of estimating the gain and offset associated with each channel.

7 Yet another object of the present invention is to reduce the random noise associated
8 with the measurement of the channel gains and the channel offsets.

9 Still another object of the present invention to provide an apparatus and method for
10 use with the data channels of a data acquisition system that permits one to make reliable
11 measurements of extremely low level data signals such as provided by a computed radiology
12 plate.

13 Other objects and advantages of the present invention will become apparent upon
14 consideration of the appended drawings and description thereof.

15

16 **Summary of the Invention**

17 These and other objects are achieved by a system that characterizes for a set of N
18 information channels a corresponding set of offsets and gains that define the respective
19 transfer functions for the information channels. The system contains memory for storing
20 the offset and gain values associated with each channel. A pixel value provided from the
21 computed radiology plate to an information channel is mathematically adjusted (normalized)
22 as a function of that channel's respective input-output transfer function so that variations in
23 offset and gain from channel to channel are substantially eliminated.

24 The system preferably repeatedly measures the offset and gain of each information
25 channel between the processing of each or a series of data signals representative of
26 corresponding pixel values through the channel, and further includes filters for reducing the
27 effect of random noise on the measurements of the offsets and gains by generating time
28 weighted averages of the offset and gain for each information channel.

1 **Brief Description of the Drawings**

2 For a fuller understanding of the nature and objects of the present invention,
3 reference should be had to the following detailed description taken in connection with the
4 accompanying drawings wherein:

5 Figure 1 is a partial schematic, partial block diagram of a data acquisition system
6 incorporating the present invention, and including a set of information channels used for
7 reading image information from a computed radiology plate;

8 Figure 2 is a graph of charge versus voltage showing the gain of one of the N
9 channels;

10 Figure 3 is a graph of charge versus voltage showing the transfer function of one of
11 the N channels;

12 Figure 4 is a block diagram showing one embodiment according to the invention for
13 calculating the pixel values stored in the computed radiology plate;

14 Figure 5 is a block diagram showing one embodiment according to the invention of
15 a recursive filter for calculating a weighted average of the channel offsets; and

16 Figure 6 is a block diagram showing a preferred embodiment according to the
17 invention for calculating the pixel values stored in the computed radiology plate.

18

19 **Detailed Description of the Drawings**

20 Referring to Figure 1, a data acquisition system 10, incorporating the present
21 invention, is shown as adapted to read the output of a computed radiology plate 12
22 organized as an array of rows and columns of pixels. In one preferred embodiment, plate
23 12 has approximately 5000 rows and approximately 4000 columns of pixels. Exposing plate
24 12 with X-ray radiation leaves a latent charge on each pixel, as a function of the amount
25 of radiation to which the pixel has been exposed. In order to determine the amount of
26 latent charge stored at each pixel so that the X-ray image can be stored in a data base,
27 and/or reproduced, means for discharging each pixel and measuring the discharge is
28 provided. The means for discharging the pixels preferably comprises a laser 14 for
29 providing a scanning laser beam which scans the array row by row, or column by column,
30 in a raster scan. As each pixel is exposed to the laser beam it is discharged and the charge
31 is read through an interface (not shown) to one of the N channels. In one embodiment, N

1 equals 64 meaning that there are 64 channels (although the number can clearly vary), and
2 each channel is dedicated to reading out a select group of pixels selected so as to provide
3 a maximum time interval between successive data signals provided through each channel
4 for minimizing cross-talk between channels. Each channel contains a charge to voltage
5 converter 16 for successively reading the charge on the pixels which are coupled to the
6 channel.

7 Figure 1 shows the j th charge to voltage converter 16j in detail. Each charge to
8 voltage converter 16 contains a well known operational amplifier 20 having an inverting
9 input 22, a non-inverting input 24, and an output 26. An integrating capacitor 28 is coupled
10 between inverting input 22, and output 26. Inverting input 22 is further coupled to the
11 appropriate pixels of plate 12, and non-inverting input 24 is coupled to ground. A single
12 pixel is read out by accessing and reading the latent charge stored at the pixel, typically by
13 scanning the pixel with a laser beam for a period of time known as an integration window,
14 and thus allowing the charge in that pixel to accumulate on capacitor 28. The charge to
15 voltage converter thus generates a voltage output at output 26 that is related to the charge
16 on plate 12 at that pixel location.

17 The output of the charge to voltage converter 16 is then filtered by filter 92,
18 amplified by amplifier 94 and then converted to a digital signal by an analog to digital
19 (A/D) converter 96. The output of converter 96 is then digitally filtered by filter 98, and
20 subsequently stored and/or displayed in memory 99 and display 100. A processor 97 is
21 provided for processing the signal output of A/D converter 96, as described hereinafter.
22 Components 92, 94, 96, 97, 98, 99 and 100 may be shared by all the information channels
23 via a multiplexing arrangement (not shown), or alternatively, each channel may contain its
24 own set of post processing components such as filter 92, amplifier 94, converter 96 and
25 filter 98.

26 The system 10 also contains calibration circuitry 60 which may be used to inject a
27 specific amount of charge Q_c into each of the charge to voltage converters 16 as described
28 in greater detail in U.S. Patent Application Serial No. 08/594,122 entitled Apparatus for
29 and Method of Autozeroing the Input of a Charge-to-Voltage Converter filed in the names
30 of Hans Weedon and Roger Finch (Attorney's Docket No. ANA-51). The usefulness of
31 such a charge injection also will be discussed below. Calibration circuitry 60 contains a

1 bank of N switches 62, one for each channel. Each switch 62 has one pole connected to
2 the input of a corresponding charge to voltage converter 16. Each of the other poles of all
3 the switches 62 are coupled to a common bus 72. Bus 72 is further connected to one pole
4 of a switch 66, and the other pole of switch 66 is coupled to ground. A capacitor 64 is
5 coupled in series between bus 72 and one pole of a switch 68, and the other pole of switch
6 68 is coupled to ground. One terminal of a resistor 70 is coupled to the junction connecting
7 capacitor 64 and switch 68, and the other terminal of resistor 70 is coupled to a voltage
8 source V. A controller 80 provides independent control for switches 62, 66, and 68.
9 Controller 80 can be an appropriately programmed digital computer, processor, or the like.
10 Switches 62, 66, and 68 may be implemented as FET switches, or the like.

11 The operation of calibration circuitry 60 will now be discussed. During normal
12 operation of the system 10, controller 80 maintains all of the N switches 62 in an open
13 position to isolate the calibration circuitry 60 from the information channels. The
14 calibration circuitry 60 is used, during the calibration period of operation, for injecting
15 charge into one or more information channels during periods when image information is not
16 being read through those channel(s) from plate 12. The calibration period of operation can
17 occur between successive measurement periods of operation of each channel, or between
18 several measurement periods of operation of each channel, depending upon how frequently
19 it is desired to update the values of offset and gain associated with that channel. Further,
20 all or a select group of the channels can be calibrated at the same time, although preferably
21 each is separately calibrated at a different time from the others in a predetermined sequence
22 with the others so as to prevent any affect of one channel on another channel during the
23 calibration of each channel. Controller 80 also normally maintains switches 66 and 68 in
24 a closed position when not in the calibration mode of operation so as to connect both sides
25 of capacitor 64 to ground and prevent any charge from building up on bus 72. During the
26 calibration period of operation for the jth channel, the charge Q_c is injected into the jth
27 channel by closing switch 62j at the beginning of the calibration period, and simultaneously
28 opening switches 66 and 68 for a predetermined time interval T_c , which defines the
29 calibration period. This couples the voltage source V through resistor 70 and capacitor 64
30 to the jth information channel for the time period T_c , thus charging capacitor 64 and
31 injecting a charge of Q_c into the channel. After this injection of charge, switch 62j is

1 opened and switches 66 and 68 are closed to once again connect both sides of capacitor 64
2 to ground and remove any spurious charge from bus 72. The charge Q_c may then be
3 injected into the other channels in similar fashion.

4 As will be discussed in further detail below, the actual value of Q_c need not be
5 known. As long as the voltage V remains constant, and interval T_c is the same for every
6 channel, the amount of charge injected will be substantially the same for each channel, and
7 this is sufficient for purposes of the present invention.

8 By measuring the offset output voltage for zero charge input, and by measuring the
9 voltage output for a known input charge Q_c , and by assuming the gain is linear through the
10 dynamic range of measurement of charge, one can use these values to compensate for one
11 important source of error for system 10, caused by the variance in the transfer
12 characteristics or functions of each of the N channels. Due to differences in performance
13 of the devices composing the channels, such as amplifier 20 and capacitor 28, the transfer
14 characteristics of each channel can be slightly different from other channels. The variance
15 in the input-output transfer characteristics between the channels is typically very small, but
16 since the input signals to the channels are also anticipated to be very small, the variance
17 becomes an important source of error.

18 Assuming that each channel behaves linearly, the input-output transfer characteristic
19 or function of each channel can be characterized by an offset and a gain. The invention
20 provides a system for characterizing the input-output transfer characteristic of each of the
21 N channels by determining each channel's associated offset and gain. The invention further
22 provides a system for using the measured offsets and gains to substantially reduce or
23 eliminate the error associated with differences among the input-output transfer
24 characteristics of the channels.

25 The offset and gain of each channel is preferably measured by measuring the outputs
26 in response to two known inputs, with the outputs being converted to digital signals by
27 converter 96 so that they can be further processed in the digital domain by processor 97,
28 although it should be appreciated the two outputs can be processed using analog circuitry
29 to achieve the same result. The offset of each channel is preferably measured by making
30 one of the known inputs equal to zero charge, while the gain is determined by measuring
31 the output of each channel for two known inputs, one of which is preferably zero input

1 charge (the same input for measuring the offset), the other equal to Q_c . The two known
2 inputs can therefore be provided by calibration circuitry 60.

3 The process of measuring the offset and gain of the j th channel will now be
4 discussed. As will be evident to those skilled in the art, the offset and the gain of the other
5 channels are measured in like manner as that described in connection with the j th channel.
6 First the offset of the j th channel is measured by measuring the output of the A/D converter
7 96 under the following conditions: as usual, plate 12 is coupled to inverting input 22 of
8 amplifier 20; however, the laser beam of laser 12 is not incident on any of the pixels of
9 plate 12 that are connected to the j th channel during the period of calibration of the j th
10 channel, so no pixel charge is transferred to the channel from the plate; and switch 62j is
11 open to decouple the calibration circuit 60 from the channel. The voltage measured at the
12 output of the converter 16j is designated herein as O_{jm} , which stands for the measured offset
13 voltage for the j th channel. Ideally O_{jm} is zero, but due to the characteristics of the
14 components used, O_{jm} is typically at a value different from zero. In the absence of some
15 correction, such as provided by the invention described in U.S. Patent Application Serial
16 No. 08/594,122 entitled Apparatus for and Method of Autozeroing the Input of a Charge-to-
17 Voltage Converter filed in the names of Hans Weedon and Roger Finch (Attorney's Docket
18 No. ANA-51) (wherein a compensation signal equal and opposite to the offset voltage is
19 derived and stored and used to cancel the offset), some small offset voltage is typically
20 present due to the inherent characteristics of the channel. O_{jm} thus represents the offset
21 voltage of the j th channel and therefore one point of the input-output transfer function of
22 the channel.

23 Once the offset O_{jm} has been measured, the gain of the j th channel is then measured.
24 The gain is preferably measured by performing two measurements. The first measurement
25 is made by measuring the output of the j th channel under the following conditions: the laser
26 beam is not incident on any of the pixels of plate 12 connected to the channel; and as usual,
27 the plate 12 is coupled to the inverting input 22 of amplifier 20; switch 62j is closed to
28 couple the j th channel to the calibration circuitry 60; switch 68 is closed to prevent any
29 current from the voltage source V from being transferred to the channel; and switch 66 is
30 closed so as to connect the inverting input 22 of amplifier 20 to system ground. At this
31 point in time, with zero input and the input to the charge to voltage converter being coupled

1 to the calibration circuitry, the output of the jth channel, which is herein referred to as the
 2 offset O_{jc} , is measured (as shown in the graph illustrated in Figure 2), by measuring the
 3 output of the analog to digital converter 96. The digital output of converter 96 is stored in
 4 memory 97. Again, ideally O_{jc} is zero, but due to the characteristics of the components
 5 used, O_{jc} is typically at a value different from zero, and may also be different from the
 6 earlier measured value O_{jm} .

7 Calibration circuitry 60 is then operated as described above to inject the known
 8 charge Q_c into the jth channel. After charge injection, that is, after switches 66 and 68
 9 have been open for the period of time T_c , controller 80 closes switches 66 and 68 to prevent
 10 any further injection of charge, and the voltage output of the jth channel is measured at the
 11 output of the analog to digital converter 96. This output is designated V_{jc} which herein
 12 refers to the voltage output of the jth channel after the charge injection of Q_c . The quantity
 13 $(V_{jc} - O_{jc})$, the difference between the two measured voltage outputs is then determined by
 14 processor 97, divided by the difference between the two inputs corresponding to the two
 15 outputs, $(Q_{jc} - 0)$, so as to provide a value of gain, the latter being stored in memory 99
 16 with the previously measured value O_{jm} so as to provide the values of offset and gain for
 17 the jth channel in memory for subsequent use. Switch 62j is then opened to decouple the
 18 jth channel from the calibration circuitry and switches 66 and 68 closed to reset the
 19 capacitor 64 for the next calibration operation.

20 Figure 2 is a graph of charge versus voltage illustrating the results of the two
 21 measurements used to measure the gain. The two points $(0, O_{jc})$ and (Q_c, V_{jc}) represent the
 22 two measurements. Assuming the channel is linear, the gain of the channel is equal to the
 23 slope of the line connecting the two measured points. As shown in Figure 2, the slope of
 24 this line, designated α_j , is given by the following equation (1).

25

$$26 \quad (1) \quad \alpha_j = \frac{V_{jc} - O_{jc}}{Q_c}$$

27

28 As will be discussed in further detail below, the gain may be calculated by measuring the
 29 two quantities V_{jc} and O_{jc} , and the quantity Q_c need not be precisely measured.

30 Since the input-output transfer function of each channel is assumed to be linear, the
 31 values of the offset, O_{jm} , and the previously determined gain, α_j , fully characterize the jth

1 channel. As shown in Figure 3 the input-output transfer function of the jth channel is linear
 2 and has a slope α_j and a Y-intercept of O_{jm} . It should be noted that the offset was
 3 measured with the calibration circuitry decoupled from the channel, and the quantity (V_{jc} -
 4 O_{jc}), which is necessary for calculating the gain, was measured with the calibration circuitry
 5 coupled to the channel. Although the offset voltage can vary depending on whether the
 6 channel is coupled to the calibration circuitry, the gain of the channel is believed to be
 7 independent of whether the channel is coupled to the calibration circuitry. Therefore, these
 8 measured values accurately characterize the channel.

9 When image data is being read from plate 12, it is desirable to measure the latent
 10 charge Q_p stored on each pixel. However, this charge is not measured directly and is
 11 instead calculated in terms of the voltage output V_p of the A/D converter 96 after the pixel
 12 p has been coupled to the channel for the appropriate integration interval and the charge on
 13 the pixel has been discharged by exposure to the laser beam of laser 12. As can be seen
 14 from Figure 3, the actual measured charge Q_p can be calculated according to following
 15 equation (2):

16

$$17 \quad (2) \quad Q_p = \frac{V_p - O_{jm}}{V_{jc} - O_{jc}} Q_c$$

18

19 It should be appreciated that by using the stored offset and gain values for each channel,
 20 and determining the measured charge Q_p from each voltage output as a function of the
 21 stored offset and gain values, the values of Q , such as Q_p , measured by each of the channels
 22 are normalized so as to be independent of the actual gain and offset of the channel. The
 23 determined values of Q are therefore more accurate than if the assumption were made that
 24 the offset and gain were the same for all of the channels.

25 Figure 4 shows one embodiment of a system 100 for calculating Q_p as a function of
 26 equation (2). System 100 contains plate 12, calibration circuit 60, and N charge to voltage
 27 converters 16. The calibration circuit 60 is shown disconnected from the information
 28 channels, corresponding to switches 62 (shown in Figure 1) being open. The filter,
 29 amplifier, and analog to digital converter of Figure 1 are shown in Figure 4 collectively by
 30 block 102. The output of block 102 is applied to the positive input of a digital signal
 31 subtractor 110. A memory 104, which is configured as a digital memory having at least

1 N storage locations (and included as a part of memory 99 of Figure 1), is connected to the
 2 negative input of subtractor 110. Subtractor 110 provides an output as a function of the
 3 difference between the output of converter 102 and the output of memory 104. The output
 4 of subtractor 110 is applied to one input of a digital signal multiplier 112. A memory 106,
 5 also configured as a digital memory having at least N storage locations (and included as a
 6 part of memory 99 of Figure 1), has its output connected to the input of a look up table
 7 (LUT) 108 (which can also be included as a part of memory 99). The output of LUT 108
 8 is connected to the remaining input of digital signal multiplier 112.

9 The offset O_{jm} and gain $(V_{jc} - O_{jc})/Q_c$ of the J channel, as well as the corresponding
 10 offset and gain of each of the other N channels, are pre-calculated as described above, and
 11 stored in the corresponding memories 104, 106 and LUT 108. The measured offsets O_{jm}
 12 are stored in the memory 104. The measured quantities $(V_{jc} - O_{jc})$ are stored in the memory
 13 106. LUT 108 is programmed to generate an output that is equal to the reciprocal of the
 14 gain, i.e.,

15

$$16 \quad (3) \quad LUT \text{ OUTPUT} = \frac{1}{\alpha_j} = \frac{Q_c}{(V_{jc} - O_{jc})}.$$

17

18 As Figure 4 shows, the output of digital signal subtractor 110 is the measured
 19 voltage less the measured offset, i.e., $(V_p - O_{jm})$. The output of the LUT 108 is the
 20 reciprocal value of the gain determined by the calibration steps. The output of multiplier
 21 112 is the desired quantity Q_p calculated according to equation (2) and thus normalized by
 22 the value of the determined gain so that each measure of Q for each channel is independent
 23 of the offset and gain of that channel. Controller 114 provides the necessary address
 24 control signals for the memories 104 and 106 to insure that the stored values corresponding
 25 to the gain and offset of the jth channel are read out when the jth information channel is
 26 active.

27 Controller 114 can be implemented on a digital computer, processor or the like.
 28 Subtractor 110, and multiplier 112 can be implemented with discrete components or as part
 29 of an appropriately programmed processor, such as the processor 97 shown in Fig. 1.

30 The system 100 reduces the errors attributed to differences in gain and offset among
 31 the channels by determining the offset and gain of each of the N channels. The latent

1 charge Q on every pixel p is read out by allowing that charge to accumulate in the
2 appropriate channel's charge to voltage converter 16 for an integration period. The voltage
3 output of the charge to voltage converter 16 is then adjusted by the appropriate offset and
4 gain correction to generate the normalized value Q_p representing the charge on the pixel p .

5
6 As was stated above, the actual value of the charge Q_c injected by the calibration
7 circuitry 60 need not be precisely known so long as each channel receives the same amount
8 of charge. As can be seen from Figure 4, LUT 108 scales the quantity $(V_{jc} - O_{jc})$ by the
9 same factor Q_c for all the N channels. So if the numerical value for Q_c used by LUT 108
10 is different from the actual value of the charge injected by calibration circuitry 60, then a
11 scale factor is introduced into the calculation of Q_p . But since the same scale factor is
12 introduced for all of the channels, this error does not contribute to an error in the
13 determination of the individual values of Q_p , and is equivalent to scaling the entire image.

14 The embodiment of Figure 4 can be improved upon by considering the effects of
15 random noise in the system. While the purpose of the compensation circuitry shown in
16 Figure 4 is to compensate for errors attributed to variations in gain and offset among the
17 signal processing channels, it should be remembered that there is an element of random
18 noise in each measurement of the channel offsets and the channel gains.

19 In the embodiments described above, the channel offsets and gains were only
20 sampled once and can be repeatedly sampled without regard to the previous samples. Since
21 each sample was actually a sample of the desired signal plus an element of random noise,
22 sampling only once without regard to prior samples essentially locks one measurement of
23 the random noise into the system. In the preferred embodiment, rather than using the
24 sampled offsets and gains, O_{jm} and α_j , it is preferred to use weighted averages \bar{O}_{jm} , and $\bar{\alpha}_j$.
25 The weighted averages can be computed by a variety of well known statistical methods.
26 Since random noise is stochastic exhibiting a Gaussian distribution, averaging the noise
27 tends to result in cancellation of errors due to the random noise. The goal of computing
28 such weighted averages is thus to reduce or eliminate the effect of the random noise and
29 still allow the computed average to track changes in the unfiltered signal that occur over
30 time.

1 One preferred method of computing the weighted averages is to compute them using
 2 recursive filters. In general, a recursive filter computes a weighted average of a series of
 3 consecutive samples by multiplying the current sample by a factor of k, and adding this to
 4 the last value of the average multiplied by the factor (k-1). This filter is described in
 5 equation form by the following equation (4):

6

$$7 \quad (4) \quad \bar{X}_t = kX_t + (1-k)\bar{X}_{t-1}$$

8

9 In keeping with standard notation, \bar{X} designates the weighted average of a
 10 predetermined number of consecutive signal sample values received just prior to the present
 11 signal sample, and X denotes the unfiltered present signal sample.

12 Figure 5 shows a preferred embodiment of a recursive filter 200 for calculating the
 13 N weighted averages \bar{O}_{jm} , according to the following equation (5):

14

$$15 \quad (5) \quad \bar{O}_{jm,t} = kO_{jm,t} + (1-k)\bar{O}_{jm,t-1}$$

16 wherein $\bar{O}_{jm,t-1}$ designates the weighted average from the sample period t-1, and

17 $\bar{O}_{jm,t}$ designates the new weighted average from the current sample period t.

18

19 The filter 200 uses memory 204 for storing the average value of the offset for each
 20 channel, the symbol \bar{O}_{jm} representing the average offset for the j channel. Like memory
 21 104 (shown in Figure 4), memory 204 is configured as a digital memory having at least N
 22 storage locations for storing each value of the average \bar{O}_{jm} for each of the N channels. The
 23 filter contains a digital signal subtractor 206, a digital signal multiplier 208, and a digital
 24 signal adder 210. The positive input of subtractor 206 is coupled to the output of (the A/D
 25 converter of) block 102. The negative input of subtractor 206 is coupled to memory 204.
 26 So at the end of every sampling period t, the output of subtractor 206 is the current sample
 27 minus the previous value of the average, or $(O_{jm,t} - \bar{O}_{jm,t-1})$. The output of subtractor 206
 28 is coupled to one input of multiplier 208, and the other input of multiplier 208 is set to the
 29 constant value k. Multiplier 208 thus scales the output of subtractor 206 by the constant
 30 k. The output of multiplier 208,

1 $k(O_{jm,t} - \bar{O}_{jm,t-1})$, is coupled to one input of adder 210, and the other input of adder 210 is
 2 coupled to the output of memory 204, $\bar{O}_{jm,t-1}$. Thus, the output of adder 210 provides a
 3 quantity given by the following equation (6):

4

$$5 \quad (6) \quad \bar{O}_{jm,t} = k(O_{jm,t} - \bar{O}_{jm,t-1}) + \bar{O}_{jm,t-1}$$

6

7 The output of adder 210 is the new value of $\bar{O}_{jm,t}$ which drives the data input of memory
 8 204 and replaces the value of $\bar{O}_{jm,t-1}$ with this new value of the average offset.

9

As those skilled in the art will appreciate, equation (6) is equivalent to equation (5).
 10 Filter 200 is an implementation of the recursive filter described by equation (5) that uses
 11 only one multiplier. Other arrangements of equivalent recursive filters are well known.

12

The selection of the value k for use with filter 200 represents a design choice. As
 13 those skilled in the art will appreciate, if k is relatively small, then the filter will suppress
 14 the effects of the random noise to a great extent. However, if k is relatively small, then
 15 the weighted average \bar{O}_{jm} will not track changes in the unfiltered signal O_{jm} quickly. In
 16 other words, there will be a long delay before the average signal \bar{O}_{jm} tracks real changes
 17 in the unfiltered signal O_{jm} . This tradeoff between noise suppression and the ability to track
 18 the input signal is well understood by those skilled in the art of filter design.

19

In general, recursive filters provide noise suppression as described by equation (7).

20

21

$$22 \quad (7) \quad \bar{\sigma} = \frac{\sigma}{\sqrt{2k^{-1}-1}}$$

23

24 In equation (7), σ is the standard deviation of the unfiltered variable, and $\bar{\sigma}$ is the standard
 25 deviation of the filtered variable. So if k is 1/32, the standard deviation of the filtered
 26 variable is reduced by a factor of approximately 8.

27

In general, recursive filters take about 10 time constants to track a change in the
 28 input signal, so if k is 1/32, about 320 samples are required before the filtered variable will
 29 track a change in the unfiltered variable.

1 As relates to the present invention, it takes about $TN(10/k)$ seconds for the filtered
2 variable to track a change in the unfiltered variable, where T is the time it takes to read one
3 pixel, N is the number of information channels, and the 10/k term factors in the 10 time
4 constants.

5 In one preferred embodiment, k is 1/32, N is 64, and T is approximately 100 μ
6 seconds. So in this embodiment, it takes approximately 2 seconds for \bar{O}_{jm} to track changes
7 in O_{jm} . In this embodiment, it typically takes approximately 30 seconds to read one image
8 from plate 12. During this 30 seconds, the temperature of the plate may vary significantly,
9 in part because the plate is being scanned by a laser. The offsets, O_{jm} , vary with
10 temperature so it is important for the filtered signal \bar{O}_{jm} to be able to track changes in the
11 channel offsets O_{jm} during the time that a single image is read from plate 12. Although
12 the offsets can vary to a large extent over the 30 seconds, they do not vary appreciably over
13 a window of 2 seconds. Therefore, a choice of k equal to 1/32 is preferred for this
14 embodiment.

15 To provide sufficient updating of the filtered offset values, \bar{O}_{jm} , a new sample of the
16 offset values O_{jm} is provided to filter 200 after every row of pixels is scanned. Typically,
17 when an image is being read out of plate 12, there is some dead time between the time that
18 the laser beam finishes scanning one row, and the time that the laser beam begins to scan
19 the next row. Preferably, during this dead time, controller 114 provides a new set of
20 samples of the channel offsets to filter 200 and updates the filtered values contained in
21 memory 204.

22 In the preferred embodiment, similar recursive filters are used to calculate the
23 channel gains as well as the channel offsets. In the preferred embodiment the recursive
24 filters are initialized by clearing their associated memories. Therefore, the first sample
25 stored in one of the memories after initialization is reduced by a factor of k, and the value
26 of the weighted average slowly builds up over time as more samples are taken. In an
27 alternative embodiment, the first sample taken after initialization is stored directly in the
28 appropriate memory without scaling by the factor k. As those skilled in the art of filter
29 design will appreciate, this allows the filter to start with a value approximating the full
30 value, rather than having to build up the value of the average over time. In this

1 embodiment, the filters include components that allow the incoming sample to selectively
2 bypass the scale factor of k .

3 Figure 6 shows one preferred embodiment of a system 300 for compensating for the
4 structured noise. System 300 has three recursive filters 301, 302, 303. Each of the three
5 filters is structurally similar to filter 200 (shown in Figure 5).

6 The output of the analog to digital converter block 102 is coupled to the first input
7 of filter 301. The second input of filter 301 is set to a constant value k_1 . The third input
8 of filter 301 is driven by the output of memory 316, and the output of filter 301 feeds the
9 data input of memory 316. Filter 301 computes k_1 times the value present on its first input
10 plus $(1-k_1)$ times the value present on its third input. Controller 114 only operates filter 301
11 when calibration circuitry 60 is coupled to the relevant channel, such that the average of the
12 offsets, \overline{O}_{jc} , are computed and stored in memory 316.

13 Filter 302 is used to calculate the average of the quantity, $(V_{jc} - O_{jc})$. Controller 114
14 only operates filter 302 and its associated components when the calibration circuitry has
15 injected the charge Q_c into the charge to voltage converters 16. The output of converter
16 102 is coupled to the positive input of subtractor 314. The negative input of subtractor 314
17 is coupled to the output of memory 316. So subtractor 314 outputs the quantity $(V_{jc} - \overline{O}_{jc})$.
18 The output of subtractor 314 feeds the first input of filter 302. The second input of filter
19 302 is set to the constant value k_2 . The third input of filter 302 is driven by the output of
20 memory 306, and the output of filter 302 drives the data input of memory 306. Filter 302
21 computes k_2 times the value on its first input plus $(1-k_2)$ times the value on its third input.
22 Controller 114 operates filter 302 such that the average of the quantity $(V_{jc} - \overline{O}_{jc})$ is
23 computed and stored in memory 306.

24 Filter 303 is used to calculate the average of the channel offsets, O_{jm} . The first input
25 of filter 303 is driven by converter 102. The second input of filter 303 is set to the constant
26 value k_3 . The third input of filter 303 is driven by the output of memory 304, and the
27 output of filter 303 drives the data input of memory 304. Filter 303 computes k_3 times the
28 value on its first input plus $(1-k_3)$ times the value on its third input. Controller 114 operates
29 filter 303 such that the average of the channel offsets are computed and stored in memory
30 304.

1 The output of analog to digital converter block 102 also drives the positive input of
 2 subtractor 310. The output of memory 304 drives the negative input of subtractor 304. So,
 3 when pixel data is being read out of plate 12, subtractor 310 outputs the value $(V_p - \bar{O}_{jm})$.
 4 The output of subtractor 310 drives one input of multiplier 312. The output of memory 306
 5 drives the input of LUT 308, and the output of LUT 308 drives the other input of multiplier
 6 312. LUT 308 operates in like fashion as LUT 108 (shown in Figure 4), and provides an
 7 output that is the reciprocal of its input times the value Q_c . So when a pixel is being read
 8 out of plate 12, the charge on the pixel can be read at the output of multiplier 312 which
 9 calculates Q_p according to Equation (8).

$$11 \quad (8) \quad Q_p = \frac{(V_p - \bar{O}_{jm})}{V_{jc} - O_{jc}} Q_c$$

12 As was described above, a preferred choice for k_1 is 1/32. Also described above,
 13 the offsets O_{jm} , are remeasured during the dead time between the scanning of pixel rows
 14 because these offsets can vary significantly during the time that an image is read out of plate
 15 12 and therefore need to be frequently updated. Typically, the channel gains do not vary
 16 significantly during the time that an image is read out of plate 12. So generally, the values
 17 for the channel gain averages are not recomputed as an image is being read out of plate 12.
 18 In the preferred embodiment, the channel gain averages are computed prior to reading pixel
 19 data out of plate 12, so therefore the choice of k_2 and k_3 are less critical than the choice of
 20 k_1 . However, a preferred choice is to set both k_2 and k_3 to 1/32.

21 The system thus described provides compensation for performance differences
 22 between the channels of a data acquisition system. This is accomplished by estimating the
 23 gain and offset associated with each channel. The system as described also further reduces
 24 the random noise associated with the measurement of the channel gains and the channel
 25 offsets. The system thus described permits one to make reliable measurements of extremely
 26 low level data signals such as provided by a computed radiology plate.

27 The input-output transfer function of each of the channels has been described in
 28 terms of a linear function simply characterized by an offset and a gain. As those skilled
 29 in the art will appreciate, the input-output transfer function of each channel could also be
 30 modeled by a gain function which is modeled as a quadratic, or higher order equation. In

1 this case, each of the coefficients would be computed in a manner similar to that described
2 above.

3 Since certain changes may be made in the above apparatus without departing from
4 the scope of the invention herein involved, it is intended that all matter contained in the
5 above description or shown in the accompanying drawing shall be interpreted in an
6 illustrative and not a limiting sense.

WHAT IS CLAIMED IS:

1 1. A data acquisition system including a plurality of data acquisition channels,
2 said system comprising:
3 A. a plurality of signal converters, each of said converters (a) having an input
4 and an output, (b) being disposed within a corresponding one of said channels and (c)
5 having an input-output transfer function characterized by an offset and a gain function;
6 B. means for measuring the associated offset and gain function of each of said
7 converters;
8 C. memory means for storing values as a function of the measured offset and
9 gain function for each of said converters; and
10 D. means, responsive to the stored values, for correcting for variations in the
11 offset and gain function from converter to converter so as to normalize the input-output
12 transfer function of said converters so that the outputs of all of the signal converters are
13 substantially the same in response to the same input.

1 2. A data acquisition system including a plurality of data acquisition channels,
2 said system comprising:
3 A. a plurality of signal converters, each of said converters (a) having an input
4 and an output, (b) being disposed within a corresponding one of said channels and (c)
5 having an input-output transfer function characterized by an associated offset and gain;
6 B. means for measuring the associated offset and gain of each of said converters;
7 C. memory means for storing values as a function of the measured offset and
8 gain for each of said converters; and
9 D. means, responsive to the stored values, for correcting for variations in the
10 offset and gain from converter to converter so that the outputs of all of the signal converters
11 are substantially the same in response to the same input.

1 3. A data acquisition system according to claim 2, wherein the number of
2 channels is N and said memory means comprises a digital memory having at least 2N
3 storage locations.

1 4. A data acquisition system according to claim 2, wherein each of said signal
2 converters is a charge to voltage converter.

1 5. A data acquisition system according to claim 4, wherein said means,
2 responsive to the stored values, for correcting for variations in the offset and gain from
3 converter to converter includes computation means, coupled to each of said converter
4 outputs and to said memory means, for computing the corrected value of an output signal
5 representative of a signal present at the converter input, said means for computing the
6 corrected value includes means for subtracting said offset associated with said converter
7 from said converter output signal and stored in said memory means so to produce an
8 intermediate quantity, means for scaling said intermediate quantity by the reciprocal of said
9 gain associated with said converter and stored in said memory means.

1 6. A data acquisition system according to claim 4, wherein said computation
2 means includes subtracting means for subtracting the associated offset stored in said
3 memory means for the output signal of said converter.

1 7. A data acquisition system according to claim 6, wherein said computation
2 means further includes multiplier means for generating an output signal representative of
3 the product of the output of said subtracting means the reciprocal of said gain.

1 8. A data acquisition system according to claim 2, further including filter means
2 for generating a weighted average of said offsets and storing said weighted average.

1 9. A data acquisition system according to claim 8, wherein said filter means
2 comprises a recursive filter.

1 10. A data acquisition system according to claim 9, wherein said recursive filter
2 includes subtraction means for generating a signal as a function of the difference between
3 a signal as a function of the offset at the output of the corresponding converter and a signal
4 as a function of the weighted average of said offsets.

1 11. A data acquisition system according to claim 10, wherein said recursive filter
2 further includes a multiplier for generating a signal representative of the product the output
3 of said subtraction means and a constant value k.

1 12. A data acquisition system according to claim 11, wherein said recursive filter
2 further includes an adding means, coupled to said memory means, for providing an output
3 signal representative of a sum of the values of the output of said multiplier means, and said
4 memory means so that said output signal can be stored in said memory means.

1 13. Apparatus for correcting for variations in the input-output transfer functions of
2 a plurality of signal converters of a corresponding plurality of signal processing channels
3 of a data acquisition system so that all of the converters provide substantially the same
4 output for a given input from an image detection system, said apparatus comprising:

5 means for measuring a first output signal of each converter with the input of said
6 converter having a first input value;

7 means for measuring a second output signal of each converter with the input of said
8 converter having a second input value;

9 means for determining the gain of each of said converters as a function of said first
10 and second input and first and second output values;

11 means for measuring a third output signal of each converter with the input of said
12 converter connected to said image detection system and determining the offset of said
13 converter as a function of said third output signal; and

14 means for storing data as a function of the measured gain and offset for each of said
15 converters so that an output signal of each of said converters can be subsequently
16 normalized as a function of said stored data.

1 14. Apparatus according to claim 13, further including means for generating and
2 applying said first and second signal values to the input of each of said converters.

1 15. Apparatus according to claim 14, wherein said first signal value is equal to
2 system ground, and said second signal value is equal to a predetermined signal level.

1 16. Apparatus according to claim 15, wherein said third signal value is equal to the
2 value the output from the data acquisition system in the absence of a data signal from said
3 data acquisition system.

1 17. Apparatus according to claim 13, wherein
2 said means for measuring the first output signal of each converter with the input of
3 said converter having a first input value includes means for providing a first average output
4 signal of each converter as a function of several measurements of said first output signal;
5 said means for measuring the second output signal of each converter with the input
6 of said converter having a second input value includes means for providing a second
7 average output signal of each converter as a function of several measurements of said
8 second output signal; and
9 means for determining the gain of each of said converters as a function of said first
10 and second input and first and second average output values.

1 18. Apparatus according to claim 17, wherein said means for providing a first
2 average output signal of each converter and said means for providing a second average
3 output signal includes recursive filter means for determining said average output signals.

1 19. A method of correcting for variations in the input-output transfer functions of
2 a plurality of signal converters of a corresponding plurality of signal processing channels
3 of a data acquisition system so that all of the converters provide substantially the same
4 output for a given input from an image detection system, said method comprising the steps
5 of:
6 measuring a first output signal of each converter with the input of said converter
7 having a first input value;
8 measuring a second output signal of each converter with the input of said converter
9 having a second input value;
10 determining the gain of each of said converters as a function of said first and second
11 input and first and second output values;

12 measuring a third output signal of each converter with the input of said converter
13 connected to said image detection system and determining the offset of said converter as a
14 function of said third output signal; and
15 storing data as a function of the measured gain and offset for each of said converters
16 so that an output signal of each of said converters can be subsequently normalized as a
17 function of said stored data.




Figure 1




Figure 2




Figure 3




Figure 4




Figure 5





Figure 6

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US97/00350

<p>A. CLASSIFICATION OF SUBJECT MATTER IPC(6) :H04N 1/40; G06F 15/00 US CL : 364/582, 413.13, 413.14; 358/406, 446; 250/362, 363 According to International Patent Classification (IPC) or to both national classification and IPC</p>																																		
<p>B. FIELDS SEARCHED Minimum documentation searched (classification system followed by classification symbols) U.S. : 364/582, 413.13, 413.14; 358/406, 446; 250/362, 363</p> <p>Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched</p> <p>Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) MAYA, APS, DIALOG, STN</p>																																		
<p>C. DOCUMENTS CONSIDERED TO BE RELEVANT</p> <table border="1"> <thead> <tr> <th>Category*</th> <th>Citation of document, with indication, where appropriate, of the relevant passages</th> <th>Relevant to claim No.</th> </tr> </thead> <tbody> <tr> <td>X _,P Y</td> <td>US, 5,563,723 A (BEAULIEU et al) 08 October 1996, Fig.2, col.3, lines 28-38, 38-40, 45-51, 60-65, col. 4, lines 1-10; col. 9, lines 28 thru col.10, lines 1-45.</td> <td>1-9 <u>13-16</u> and 19</td> </tr> <tr> <td>Y,P</td> <td>US 5,272,627 A (MASCHHOFF et al) 21 December 1993, col. 5, lines 5-21, 60-68, col. 6, lines 47-61</td> <td>1-9</td> </tr> <tr> <td>Y</td> <td>US 4,068,306 A (CHEN et al) 10 January 1978, col. 1, lines 49 thru col. 2, lines 1-35</td> <td>1-9</td> </tr> </tbody> </table> <p><input type="checkbox"/> Further documents are listed in the continuation of Box C. <input type="checkbox"/> See patent family annex.</p> <table border="1"> <tr> <td>* "A"</td> <td>Special categories of cited documents: document defining the general state of the art which is not considered to be of particular relevance</td> <td>"T"</td> <td>later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</td> </tr> <tr> <td>* "E"</td> <td>earlier document published on or after the international filing date</td> <td>"X"</td> <td>document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone</td> </tr> <tr> <td>* "L"</td> <td>document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</td> <td>"Y"</td> <td>document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art</td> </tr> <tr> <td>* "O"</td> <td>document referring to an oral disclosure, use, exhibition or other means</td> <td>"&"</td> <td>document member of the same patent family</td> </tr> <tr> <td>* "P"</td> <td>document published prior to the international filing date but later than the priority date claimed</td> <td></td> <td></td> </tr> </table>			Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.	X _,P Y	US, 5,563,723 A (BEAULIEU et al) 08 October 1996, Fig.2, col.3, lines 28-38, 38-40, 45-51, 60-65, col. 4, lines 1-10; col. 9, lines 28 thru col.10, lines 1-45.	1-9 <u>13-16</u> and 19	Y,P	US 5,272,627 A (MASCHHOFF et al) 21 December 1993, col. 5, lines 5-21, 60-68, col. 6, lines 47-61	1-9	Y	US 4,068,306 A (CHEN et al) 10 January 1978, col. 1, lines 49 thru col. 2, lines 1-35	1-9	* "A"	Special categories of cited documents: document defining the general state of the art which is not considered to be of particular relevance	"T"	later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention	* "E"	earlier document published on or after the international filing date	"X"	document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone	* "L"	document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"Y"	document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art	* "O"	document referring to an oral disclosure, use, exhibition or other means	"&"	document member of the same patent family	* "P"	document published prior to the international filing date but later than the priority date claimed		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.																																
X _,P Y	US, 5,563,723 A (BEAULIEU et al) 08 October 1996, Fig.2, col.3, lines 28-38, 38-40, 45-51, 60-65, col. 4, lines 1-10; col. 9, lines 28 thru col.10, lines 1-45.	1-9 <u>13-16</u> and 19																																
Y,P	US 5,272,627 A (MASCHHOFF et al) 21 December 1993, col. 5, lines 5-21, 60-68, col. 6, lines 47-61	1-9																																
Y	US 4,068,306 A (CHEN et al) 10 January 1978, col. 1, lines 49 thru col. 2, lines 1-35	1-9																																
* "A"	Special categories of cited documents: document defining the general state of the art which is not considered to be of particular relevance	"T"	later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention																															
* "E"	earlier document published on or after the international filing date	"X"	document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone																															
* "L"	document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"Y"	document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art																															
* "O"	document referring to an oral disclosure, use, exhibition or other means	"&"	document member of the same patent family																															
* "P"	document published prior to the international filing date but later than the priority date claimed																																	
Date of the actual completion of the international search 03 MARCH 1997		Date of mailing of the international search report 17 APR 1997																																
Name and mailing address of the ISA/US Commissioner of Patents and Trademarks Box PCT Washington, D.C. 20231 Facsimile No. (703) 305-3230		Authorized officer  KAMINI S. SHAH Telephone No. (703) 305-3800																																