



- (51) International Patent Classification:
H01L 29/73 (2006.01) H01L 27/082 (2006.01)
H01L 27/102 (2006.01)
- (21) International Application Number:
PCT/US2012/025115
- (22) International Filing Date:
14 February 2012 (14.02.2012)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
13/037,642 1 March 2011 (01.03.2011) US
- (71) Applicant (for all designated States except US): **MICRON TECHNOLOGY, INC.** [US/US]; 8000 South Federal Way, Boise, ID 83716 (US).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): **GUPTA, Rajesh, N.** [US/US]; 1346 Grand Blvd., Alviso, CA 95002 (US). **NEMATI, Farid** [US/US]; 783 Barbour Drive, Redwood City, CA 94062 (US). **ROBINS, Scott, T.** [US/US]; 6678 Charter Oak Place, San Jose, CA 95120 (US).
- (74) Agents: **MATKIN, Mark, S.** et al.; Wells St. Johns P.S., 601 West First Avenue., Suite 1300, Spokane, WA 99201 (US).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: GATED BIPOLAR JUNCTION TRANSISTORS, MEMORY ARRAYS, AND METHODS OF FORMING GATED BIPOLAR JUNCTION TRANSISTORS




FIG. 1

(57) Abstract: Some embodiments include gated bipolar junction transistors. The transistors may include a base region between a collector region and an emitter region; with a B-C junction being at an interface of the base region and the collector region, and with a B-E junction being at an interface of the base region and the emitter region. The transistors may include material having a bandgap of at least 1.2 eV within one or more of the base, emitter and collector regions. The gated transistors may include a gate along the base region and spaced from the base region by dielectric material, with the gate not overlapping either the B-C junction or the B-E junction. Some embodiments include memory arrays containing gated bipolar junction transistors. Some embodiments include methods of forming gated bipolar junction transistors.



Published:

- *without international search report and to be republished
upon receipt of that report (Rule 48.2(g))*

DESCRIPTION**GATED BIPOLAR JUNCTION TRANSISTORS, MEMORY ARRAYS, AND METHODS OF FORMING GATED BIPOLAR JUNCTION TRANSISTORS****5 TECHNICAL FIELD**

Gated bipolar junction transistors, memory arrays, and methods of forming gated bipolar junction transistors.

BACKGROUND

10 Memory is one type of integrated circuitry, and is used in computer systems for storing data. Integrated memory is usually fabricated in one or more arrays of individual memory cells. The memory cells might be volatile, semi-volatile, or nonvolatile. Nonvolatile memory cells can store data for extended periods of time, and in some instances can store data in the absence of power. Non-volatile memory is conventionally
15 specified to be memory having a retention time of at least about 10 years. Volatile memory dissipates, and is therefore refreshed/rewritten to maintain data storage. Volatile memory may have a retention time of milliseconds, or less.

 The memory cells are configured to retain or store memory in at least two different selectable states. In a binary system, the states are considered as either a “0” or
20 a “1”. In other systems, at least some individual memory cells may be configured to store more than two levels or states of information.

 Nonvolatile memory may be used in applications in which it is desired to retain data in the absence of power. Nonvolatile memory may also be used in applications in which power is a limited resource (such as in battery-operated devices) as an alternative
25 to volatile memory because nonvolatile memory may have the advantage that it can conserve power relative to volatile memory. However, read/write characteristics of nonvolatile memory may be relatively slow in comparison to volatile memory, and/or nonvolatile memory may have limited endurance (for instance, nonvolatile memory may only function for about 10^5 read/write cycles before failure). Thus, volatile memory is
30 still often used, even in devices having limited reserves of power. It would be desirable to develop improved nonvolatile memory and/or improved semi-volatile memory. It would be further desirable to develop memory cells that are nonvolatile or semi-volatile, while having suitable read/write characteristics and endurance to replace conventional volatile memory in some applications.

Integrated circuitry fabrication continues to strive to produce smaller and denser integrated circuits. It can be desired to develop small-footprint memory cells in order to conserve the valuable real estate of an integrated circuit chip. For instance, it can be desired to develop memory cells that have a footprint of less than or equal to $4F^2$, where
5 “F” is the minimum dimension of masking features utilized to form the memory cells.

It would be desirable to develop new memory cells which can be non-volatile or semi-volatile, and which have may have a footprint approaching $4F^2$.

BRIEF DESCRIPTION OF THE DRAWINGS

10 FIG. 1 is a diagrammatic cross-sectional view of an example embodiment memory cell.

FIG. 2 is a diagrammatic cross-sectional view of another example embodiment memory cell.

15 FIG. 3 is a diagrammatic cross-sectional view of another example embodiment memory cell.

FIG. 4 is a diagrammatic cross-sectional view of another example embodiment memory cell.

FIG. 5 is a diagrammatic schematic view of an example embodiment memory array comprising memory cells of the type shown in FIG. 1.

20 FIG. 6 diagrammatically illustrates an example embodiment operational arrangement for utilizing the memory array of FIG. 5.

FIG. 7 is a diagrammatic schematic view of another example embodiment memory array comprising memory cells of the type shown in FIG. 1.

25 FIG. 8 diagrammatically illustrates an example embodiment operational arrangement for utilizing the memory array of FIG. 7.

FIG. 9 is a diagrammatic schematic view of an example embodiment memory array comprising memory cells of the type shown in FIG. 2.

FIGS. 10 and 11 diagrammatically illustrate example embodiment operational arrangements for utilizing the memory array of FIG. 9.

30 FIG. 12 is a diagrammatic schematic view of another example embodiment memory array comprising memory cells of the type shown in FIG. 2.

FIGS. 13 and 14 diagrammatically illustrate example embodiment operational arrangements for utilizing the memory array of FIG. 12.

FIG. 15 is a diagrammatic cross-sectional view of another example embodiment memory cell.

FIG. 16 is a diagrammatic cross-sectional view of another example embodiment memory cell.

5 FIGS. 17 and 18 diagrammatically illustrate process stages of an example embodiment method for fabricating an array of memory cells.

DETAILED DESCRIPTION OF THE ILLUSTRATED EMBODIMENTS

10 Some embodiments include memory cells comprising one or more wide-bandgap materials; with a “wide-bandgap material” being a material having a bandgap measurably greater than the 1.12 eV bandgap of silicon. In some embodiments, the wide-bandgap material may have a bandgap of 1.2 eV or greater. In some embodiments, the wide-bandgap material may have a bandgap of 2.3 eV or greater, and may, for example, comprise one or more forms of silicon carbide.

15 The memory cells may be gated bipolar junction transistors (BJTs), and may comprise electrically floating bodies. In some embodiments, the wide-bandgap material may be utilized in the floating bodies and/or in depletion regions adjacent the floating bodies. Such utilization of the wide-bandgap material may enable formation of random access memory (RAM) having longer retention time than conventional dynamic random
20 access memory (DRAM), while also having suitably fast read/write characteristics to substitute for conventional DRAM in some applications. Additionally, or alternatively, the wide-bandgap material may enable formation of memory having retention times of several years, and thus may enable formation of nonvolatile memory. In some embodiments, the nonvolatile memory may have endurance approaching, or even
25 exceeding, the endurance of conventional DRAM (such as endurance suitable to survive 10^6 or more read/write cycles).

Example gated BJT memory cells are described with reference to FIGS. 1-4.

Referring to FIG. 1, a memory cell 10 comprises a base region 12 between a pair of emitter/collector regions 14 and 16. The regions 12, 14 and 16 may be comprised by a
30 pillar-type structure in some embodiments, and such structure may be referred to as a BJT pillar.

The emitter/collector region 14 interfaces with the base region 12 at a junction 13, and similarly the emitter/collector region 16 interfaces with the base region 12 at a junction 15. In operation, one of the emitter/collector regions will be the emitter region

of the BJT device, and the other will be the collector region of the device. The junction between the base region and the emitter region may be referred to as a B-E junction, and the junction between the base region and the collector region may be referred to as a B-C junction.

5 The emitter/collector regions 14 and 16 are shown to be electrically coupled to electrical nodes 18 and 20, respectively. One of the nodes 18 and 20 may correspond to a bitline (i.e., a digit line or sense line). The other of the nodes 18 and 20 may correspond to a wordline (i.e., an access line) in some embodiments, or to a ground or other electrically static structure in other embodiments.

10 The illustrated BJT of memory cell 10 has the base oppositely doped to the emitter/collector regions; and specifically comprises a p-type base and n-type emitter/collector regions. In other embodiments, the base region and emitter/collector regions may comprise other doping arrangements, as illustrated in FIGS. 2-4.

 The symbols "+" and "-" are utilized in FIG. 1 (and various other figures of this disclosure) to indicate dopant levels. Some or all of the designations p+, p, p-, n-, n and n+ may be used to indicate various levels and types of doping. The difference in dopant concentration between the regions identified as being p+, p, and p- may vary depending on the particular material being doped. An example dopant concentration of a p+ region is a dopant concentration of at least about 10^{19} atoms/cm³ (and in some example applications may be from about 10^{19} atoms/cm³ to about 10^{20} atoms/cm³), an example dopant concentration of a p region is from about 10^{18} to about 10^{19} atoms/cm³, and an example dopant concentration of a p- region is less than about 5×10^{18} atoms/cm³ (and in some embodiments may be less than or equal to about 5×10^{17} atoms/cm³). The regions identified as being n-, n and n+ may have dopant concentrations similar to those described above relative to the p-, p and p+ regions, respectively.

 It is noted that the terms "p" and "n" can be utilized herein to refer to both dopant type and relative dopant concentrations. The terms "p" and "n" are to be understood as referring only to dopant type, and not to a relative dopant concentration, except when it is explicitly stated that the terms refer to relative dopant concentrations. Accordingly, for purposes of interpreting this disclosure and the claims that follow, it is to be understood that the terms "p-type doped" and "n-type doped" refer to dopant types of a region and not to relative dopant levels. Thus, a p-type doped region can be doped to any of the p+, p, and p- dopant levels discussed above, and similarly an n-type doped region can be doped to any of the n+, n, and n- dopant levels discussed above.

The dopants utilized in memory cell 10 may be any suitable dopants. In some embodiments, at least part of the memory cell will comprise wide-bandgap material. An example wide-bandgap material is silicon carbide, and such may be n-type doped with, for example, one or more of N (such as from N_2 and/or NH_3), P (such as from PH_3) and As (such as from AsH_3). Alternatively, the silicon carbide may be p-type doped with, for example, one or more of B (such as from B_2H_6), Al (such as from $AlCl_3$, trimethylaluminum and triethylaluminum) and Ga (such as from trimethylgallium).

In operation, depletion regions 22 and 24 may be induced between base region 12 and the emitter/collector regions 14 and 16, respectively. The depletion regions are diagrammatically illustrated with cross-hatching. Approximate boundaries of the depletion region 22 are illustrated with dashed lines 23, and approximate boundaries of the depletion region 24 are illustrated with dashed lines 25.

The memory cell 10 has a gate 26 along the base region 12. In operation, the base region may comprise an electrically floating body of the memory cell. The gate may be used to enable charge to be selectively stored on such floating body, or to be drained from the floating body. Thus, the memory cell may have two selectable memory states, with one of the states having more charge stored on base region 12 than the other state.

The illustrated BJT is configured as a vertical pillar having a pair of opposing sidewalls 29 and 31, and the gate 26 is shown to be bifurcated into a pair of segments 33 and 35, with each segment being along one of the opposing sidewalls. In some embodiments, the illustrated memory cell may be one of a plurality of memory cells of a memory array, and the illustrated segments 33 and 35 of the gate may correspond to a pair of lines that extend along multiple memory cells of a row or column of the array to interconnect multiple memory cells. Such lines would extend in and out of the page relative to the cross-sectional view of FIG. 1. The segments 33 and 35 may join with one another at some location outside of the view of FIG. 1 so that the illustrated segments 33 and 35 are actually two parts of the same gate.

The gate 26 comprises a material 27. Such material may comprise any suitable substance, and may, for example, comprise one or more of various metals (for instance, titanium, tungsten, etc.), metal-containing compositions (for instance, metal silicide, metal nitride, etc.), and conductively-doped semiconductor materials (for instance, conductively-doped silicon, conductively-doped germanium, etc.).

The gate 26 is spaced from the sidewalls 29 and 31 of the BJT pillar by dielectric material 30. The dielectric material may comprise any suitable composition or

combination of compositions. In some embodiments, at least a portion of the BJT pillar comprises one or more forms of silicon carbide, and at least a portion of the dielectric material 30 that is directly against the silicon carbide comprises a passivation composition containing silicon, oxygen and nitrogen. Such passivation composition may be formed by chemically reacting a surface of the silicon carbide with oxygen and nitrogen, and/or by depositing a composition containing silicon, oxygen and nitrogen along the surface of the silicon carbide.

In some embodiments, an entirety of dielectric material 30 may comprise the passivation composition containing silicon, oxygen and nitrogen. In other embodiments, the dielectric material 30 may comprise two or more different compositions, with the composition directly against surfaces of the BJT pillar being the passivation material, and with one or more other compositions being between the passivation material and the gate 26. Such other compositions may comprise, for example, one or both of silicon dioxide and silicon nitride.

In the shown embodiment, the gate 26 is along base region 12 of the BJT, but does not overlap the B-C and B-E junctions 13 and 15. Further, the gate does not overlap the depletion regions 22 and 24 during operation of the BJT. In the shown configuration in which the BJT is within a vertical pillar, the gate 26 may be considered to vertically overlap the base region, and to not vertically overlap the depletion regions 22 and 24.

It can be advantageous for gate 26 to not overlap depletion regions 22 and 24 in that such can alleviate or eliminate a source of leakage within the memory cell. Specifically, a gated BJT memory cell may have primary leakage mechanisms that include gate-induced leakage (which may be referred to as gate-induced-drain-leakage, i.e., GIDL), base/emitter junction leakage, and base/collector junction leakage. If the gate 26 overlaps the depletion regions, then a significant leakage mechanism within the memory cell may be gate-induced leakage, and such may be a much larger contribution to the leakage within the memory cell than the combination of intrinsic base/emitter junction leakage and intrinsic base/collector junction leakage. In the shown example embodiment of FIG. 1, the gate does not overlap the depletion regions, and thus only couples with the base region. Accordingly, the gate-induced leakage, if any, may be a small contribution to the overall leakage within the memory cell; and thus the overall leakage through the memory cell may be limited to the intrinsic leakage of the two junctions. This can enable the memory cell of FIG. 1 to have much longer retention times

than conventional DRAM, and in some embodiments to have retention times suitable for utilization in nonvolatile memory.

The BJT pillar of memory cell 10 may be considered to be subdivided into numerous regions, as explained with reference to the scales I, II and III shown in FIG. 1.

5 Scale I illustrates that the BJT pillar may be considered to comprise a first emitter/collector region 14, a base region 12, and a second emitter/collector region 16. The regions 12 and 14 interface at the junction 13, and the regions 12 and 16 interface at the junction 15.

10 Scale II illustrates that the BJT pillar may be considered to comprise a first outer region 40 corresponding to the portion of the emitter/collector region 14 that is outward of the depletion region 22, a second outer region 42 corresponding to the portion of the emitter/collector region 16 that is outward of the depletion region 24, and an inner region 44 between the outer regions 40 and 42. The inner region 44 interfaces with outer region 40 at an outermost edge of depletion region 22, and interfaces with outer region 42 at an
15 outermost edge of depletion region 24.

Scale III illustrates that the BJT pillar may be considered to comprise the outer regions 40 and 42, the depletion regions 22 and 24, and a neutral base region (or floating body region) 46 between the depletion regions.

As discussed above, the BJT pillar may comprise one or more wide-bandgap
20 materials. The wide-bandgap materials may advantageously improve retention time of the memory cell relative to narrower-bandgap materials (such as silicon) by reducing leakage within the memory cell. In some embodiments, wide-bandgap material is provided at least across the junctions 13 and 15 in wide enough expanses to fully encompass depletion regions 22 and 24. Thus, the wide-bandgap material is provided
25 across the locations where the wide-bandgap material may reduce base/collector junction leakage and base/emitter junction leakage. In some embodiments, the wide-bandgap material may be provided as strips extending across depletion regions 22 and 24, and thus the regions 40, 46 and 42 of scale III may be narrow-bandgap materials (such as silicon). In such embodiments, the wide-bandgap material across depletion region 22
30 may be the same composition as the wide-bandgap material across depletion region 24, or may be a different composition to tailor the BJT for a particular application of the memory cell 10.

Possible means by which the wide bandgap materials may reduce leakage within the BJT are as follows. Intrinsic leakage may be considered to be derived through two

different mechanisms, and to approximately correspond to whichever of the mechanisms predominates. One of the mechanisms is generation of intrinsic carriers in depletion regions, and the other is diffusion of intrinsic carriers in the neutral regions. The concentration of intrinsic carriers (n_i) may be represented by Equation I:

$$\text{Equation I} \quad n_i = e^{\left(\frac{-E_g}{2kT}\right)}$$

In Equation I, E_g is the bandgap, T is temperature, and k is Boltzmann's constant. Intrinsic leakage will be approximately proportional to n_i for a leakage mechanism corresponding to generation of intrinsic carriers in depletion regions, and will be approximately proportional to $(n_i)^2$ (i.e., the squared concentration of intrinsic carriers) for a leakage mechanism corresponding to diffusion of intrinsic carriers in neutral regions. In either event, an increase in bandgap exponentially reduces n_i , and thus exponentially reduces leakage. Further, since the leakage mechanism corresponding to diffusion of intrinsic carriers in neutral regions is proportional to $(n_i)^2$, while the leakage mechanism corresponding to generation of intrinsic carriers in depletion regions is proportional to n_i , the leakage mechanism corresponding to diffusion of intrinsic carriers in neutral regions reduces very quickly with increasing bandgap so that the leakage mechanism corresponding to generation of intrinsic carriers in depletion regions is the predominant leakage mechanism for wide-bandgap materials.

The reduction in leakage obtained utilizing wide-bandgap materials may be enormous. For instance, substitution of 3C-SiC (bandgap 2.52 eV) for silicon (bandgap 1.12 eV) may decrease n_i by about 10 orders of magnitude (i.e., 10^{10}) at 85°C. Retention may be directly proportional to leakage (all other things being equal), and thus a memory cell utilizing 3C-SiC may have 10 orders of magnitude better retention than an analogous memory cell utilizing silicon. In some embodiments, a memory cell utilizing 3C-SiC may have a retention time of at least about 10 years, or even at least about 20 years.

The wide-bandgap materials may be provided anywhere in the BJT pillar where leakage may be problematic. For instance, it may be advantageous to provide wide-bandgap material across the region 40 of scale III when such region corresponds to an emitter region of the BJT (such as, for example, if the BJT is an npn BJT, the node 20 is a bitline, and the memory cell is operated in accordance with methodology described below with reference to FIGS. 5 and 6). In such embodiments, the wide-bandgap material across region 40 may be the same or different than the wide-bandgap material

across one or both of the depletion regions 22 and 24. It may also be advantageous to provide wide-bandgap material within the regions 42 and 46 of scale III either to prevent leakage, or to simplify fabrication of memory cell 10 in embodiments in which wide-bandgap material as provided within depletion regions 22 and 24. Accordingly, in some
5 embodiments wide-bandgap material is provided across all of the regions 40, 22, 46, 24 and 42 of scale III. In such embodiments, the same wide-bandgap material may be provided across all of the regions 40, 22, 46, 24 and 42 so that the entirety of the vertical BJT pillar comprises, consists essentially of, or consists of only one wide-bandgap material. In other embodiments, one or more of the regions 40, 22, 46, 24 and 42 may
10 comprise a different wide-bandgap material than another region to tailor the memory cell 10 for a particular application.

In some embodiments, wide-bandgap material may be provided across region 44 of scale II to extend across the base region 12 and the depletion regions 22 and 24. In such embodiments, the wide-bandgap material may also extend across one or both of the
15 regions 40 and 42 of the scale II. For instance, it may be advantageous for the wide-bandgap material to extend across region 40 if region 40 is an emitter region of the BJT. Further, it may be advantageous for the wide-bandgap material to extend across region 42, either to alleviate a leakage mechanism, or to simplify fabrication of the memory cell having the wide-bandgap material in region 44. If wide-bandgap material extends across
20 one or both of regions 40 and 42, in addition to region 44, the material may be the same across all of the regions 40, 44 and 42, or may differ in one or both of the regions 40 and 42 relative to region 44 to tailor the memory cell 10 for a particular application.

The wide-bandgap material may comprise any suitable composition. In some embodiments, the wide-bandgap material may comprise silicon and carbon, and may
25 comprise one or more forms of silicon carbide. For instance, the wide-bandgap material may comprise, consist essentially of, or consist of the 3C form of silicon carbide in some embodiments, and thus may have a bandgap greater than 2.3 eV (specifically, such form of SiC has a bandgap of 2.36 eV).

FIG. 2 shows an example embodiment memory cell 10a analogous to the memory
30 cell 10 of FIG. 1, but comprising a pnp BJT rather than an npn BJT. The memory cell 10a of FIG. 2 is labeled with identical numbering to that used above to describe FIG. 1, and comprises identical features as the memory cell of FIG. 1 except for the different dopant type utilized in the base and emitter/collector regions.

FIGS. 3 and 4 show example embodiment memory cells 10b and 10c, respectively. The memory cells 10b and 10c are analogous to the memory cell 10 of FIG. 1, but comprise a same conductivity type throughout the base 12 and the emitter/collector regions 14 and 16. The dopant level in the base region is, however, less than the dopant levels in the base/collector regions. The memory cells 10b and 10c of FIGS. 3 and 4 are labeled with identical numbering to that used above to describe FIG. 1, and comprise identical features as the memory cell of FIG. 1 except for the dopant types utilized in the base and emitter/collector regions. The junctions 13 and 15 of FIGS. 3 and 4 differ from those of FIG. 1 in that they are interfaces where different dopant levels meet, rather than being interfaces where different dopant types meet. In operation, the gates 26 of the memory cells 10b and 10c may electrically induce a change in dopant type within the base regions coupled to such gates so that the BJTs of the memory cells function as npn and pnp BJTs, respectively, even though the BJTs are not initially doped as npn or pnp BJTs.

The memory cells of FIGS. 1-4 may be utilized in memory arrays. FIG. 5 diagrammatically illustrates a memory array 50 comprising a plurality of memory cells 10 of the type described above with reference to FIG. 1. Each memory cell is schematically illustrated as a gated BJT, with the gate 26 illustrated to be capacitively coupled to the base 12 (the capacitive coupling is through the dielectric 30, which is not shown in FIG. 5). The illustrated BJTs of FIG. 5 have the region 14 as the emitter region and the region 16 as the collector region, but such orientation may be reversed in other embodiments.

The memory array 50 comprises a series of bitlines, a first series of wordlines (the series identified as WL_1), and a second series of wordlines (the series identified as WL_2). In some embodiments, the node 20 of FIG. 1 may correspond to a bitline (BL), the node 18 of FIG. 1 may correspond to a wordline of the first series (WL_1), and the gate 26 of FIG. 1 may be along a wordline of the second series (WL_2). In such embodiments, the emitter/collector regions 16 of memory cells 10 may be considered to be first emitter/collector regions which are directly coupled with bitlines, and the emitter/collector regions 14 of the memory cells may be considered to be second emitter/collector regions which are electrically coupled with the first series of wordlines. Each memory cell of array 50 may be uniquely addressed through combinations containing one of the bitlines together with one of the wordlines WL_2 and/or one of the wordlines WL_1 . The wordlines may be alternatively referred to as access lines in some

embodiments, and the bitlines may be alternatively referred to as sense lines in some embodiments.

FIG. 6 diagrammatically illustrates various operations that may be utilized for programming individual memory cells of the array 50 into a "0" data state (i.e., "write 0" operations), programming the individual memory cells into a "1" data state (i.e., "write 1" operations), and for reading the memory cells to ascertain the data states of the individual memory cells. FIG. 6 also diagrammatically illustrates voltage of the P_{base} (i.e., the base 12 of FIG. 1) during the various operations. Example voltage levels for the various states indicated in FIG. 6 may include (assuming a bandgap of 2.3 eV):

VBLID = 0 Volt (V)
VBLW0 = 2V
VBLRD = 0V (D0, 0V; D1, 1V)
VBLW1 = 0V
VW1ID = 0V
VW1WT = 3V
VW1RD = 5V
VW2ID = -3V
VW2WT = 2V
VW2RD = -2V

The terms "D0" and "D1" indicate voltages read for the "0" data state and the "1" data state, respectively, of the memory cell. The example operations of FIG. 6 may advantageously achieve a high p-base programming margin (greater than or equal to about 1 V) between the D0 and D1 memory states of the memory cell, which may provide a sufficient charge to enable long retention by the memory cell, and to provide a margin against variation and disturb modes. Also, the various voltages utilized for the reading and writing operations may be kept at relatively low levels (less than or equal to about 5 V) which may enable operation of the memory cell with modest power drain.

Another set of example voltage levels for the various states indicated in FIG. 6 may include (assuming a bandgap of 2.3 eV):

VBLID = 0V
VBLW0 = 3V
VBLRD = 0V (D0, 0V; D1, 1V)
VBLW1 = 0V

VW1ID = 0V

VW1WT = 5V

VW1RD = 5V

VW2ID = -3V

5 VW2WT = 2V

VW2RD = -2V

10 It is noted that the "write 0" operation has a lower voltage differential between WL₁ and the bitline than does the "write 1" operation. The lower voltage differential between the bitline and WL₁ allows charge to drain from the P_{base}, while the higher voltage differential between the bitline and WL₁ results in charge being trapped on the P_{base}. Various mechanisms may account for such relationship. For instance, high-voltage differentials between the bitline and WL₁ during capacitive coupling of the base with gate 26 can lead to impact ionization, a Kirk effect, a Webster effect and/or other mechanisms which limit charge transfer through the BJT, and thus can lead to charge being trapped on the floating base of the BJT. In contrast, low-voltage differentials between the bitline and WL₁ during the capacitive coupling of the gate with the base may permit a steady flow of charge through the BJT, and thus may permit charge to be drained from the floating base.

20 A possible explanation for the reason that the lower voltage differential between the bitline and WL₁ allows charge to drain from the P_{base}, while the higher voltage differential between the bitline and WL₁ results in charge being trapped on the P_{base} is as follows. When the voltage differential is high, there is impact ionization in the collector-base region. This supplies a base current (I_b) to the npn bipolar transistor. A collector current (I_c) results, which is related to the base current through Equation II.

Equation II
$$I_c = \beta * I_b$$

In Equation II, β is the npn current gain.

30 The impact ionization current is equal to $\alpha_n * I_c$, where α_n is the impact ionization efficiency; and is a function of electric field divided by voltage. This leads to the relationship of Equation III.

Equation III
$$I_b = \alpha_n * I_c$$

If $(\alpha_n * \beta) > 1$, the cell latches. Once the cell latches, the gate (26 of FIG. 5) loses control of the P_{base} and cannot couple to it. Hence, even if the gate voltage is brought down, the P_{base} voltage stays high. In contrast, with a low voltage differential the cell does not latch, the gate has good coupling to the P_{base} , and pulling the gate voltage down will also pull the P_{base} voltage down.

FIG. 7 diagrammatically illustrates an example embodiment memory array 50a comprising a plurality of memory cells 10 of the type described above with reference to FIG. 1. The memory array of FIG. 7 is similar to that of FIG. 5, except that the first series of wordlines (WL_1 of FIG. 5) has been replaced with nodes 51. The nodes 51 are at a common voltage as one another, and in some embodiments may be electrically coupled with one another and with a common terminal (for instance, they may all be connected to a grounded plate).

In some embodiments, the node 20 of FIG. 1 may correspond to the bitline (BL) of FIG. 7, the node 18 of FIG. 1 may correspond to a node 51, and the gate 26 of FIG. 1 may be along a wordline of the series (WL_2). In such embodiments, the emitter/collector regions 16 of memory cells 10 may be considered to be first emitter/collector regions which are directly coupled with bitlines, and the emitter/collector regions 14 of the memory cells may be considered to be second emitter/collector regions which are electrically coupled with one another and with a common terminal. Each memory cell of array 50a may be uniquely addressed through combinations containing one of the bitlines together with one of the wordlines WL_2 .

FIG. 8 diagrammatically illustrates various operations that may be utilized for programming individual memory cells of the array 50a into a "0" data state (i.e., "write 0" operations), programming the individual memory cells into a "1" data state (i.e., "write 1" operations), and for reading the memory cells to ascertain the data states of the individual memory cells. FIG. 8 also diagrammatically illustrates voltage of the P_{base} (i.e., the base 12 of FIG. 1) during the various operations. Example voltage levels for the various states indicated in FIG. 8 may include (assuming a bandgap of 2.3 eV, and assuming a common voltage on nodes 51 of 0V):

$$V_{BLID} = 2V$$

$$V_{BLW0} = 2V$$

$$V_{BLRD} = 5V \text{ (D0, 5V; D1, 4V)}$$

$$V_{BLW1} = 4V$$

$$VW2ID = -3V$$

$$VW2WT = 2V$$

$$VW2RD = -1.4V$$

5 FIG. 9 diagrammatically illustrates another example embodiment memory array 50b. The memory array of FIG. 9 comprises a plurality of memory cells 10a of the type described above with reference to FIG. 2. The memory array of FIG. 9, like that of FIG. 5, comprises a series of bitlines, a first series of wordlines (the series identified as WL_1), and a second series of wordlines (the series identified as WL_2). In some embodiments, 10 the node 20 of FIG. 2 may correspond to a bitline (BL), the node 18 of FIG. 2 may correspond to a wordline of the first series (WL_1), and the gate 26 of FIG. 2 may be along a wordline of the second series (WL_2). In such embodiments, the emitter/collector regions 16 of memory cells 10a may be considered to be first emitter/collector regions which are directly coupled with bitlines, and the emitter/collector regions 14 of the 15 memory cells may be considered to be second emitter/collector region which are electrically coupled with the first series of wordlines. Each memory cell of array 50b may be uniquely addressed through combinations containing one of the bitlines together with one of the wordlines WL_2 and/or one of the wordlines WL_1 .

FIG. 10 diagrammatically illustrates various operations that may be utilized for 20 programming individual memory cells of the array 50b into a "0" data state (i.e., "write 0" operations), programming the individual memory cells into a "1" data state (i.e., "write 1" operations), and for reading the memory cells to ascertain the data states of the individual memory cells. FIG. 10 also diagrammatically illustrates voltage of the N_{base} (i.e., the base 12 of FIG. 2) during the various operations. Example voltage levels for the 25 various states indicated in FIG. 10 may include (assuming a bandgap of 2.3 eV):

$$VBLID = 5V$$

$$VBLW0 = 4V$$

$$VBLRD = 5V \text{ (D0, 5V; D1, 4V)}$$

$$VBLW1 = 5V$$

$$30 \quad VW1ID = 5V$$

$$VW1WT = 1V$$

$$VW1RD = 0V$$

$$VW2ID = 5V$$

$$VW2WT = 0V$$

$$VW2RD = 4V$$

Another set of example voltage levels for the various states indicated in FIG. 10 may include (assuming a bandgap of 2.3 eV):

$$\begin{aligned} &VBLID = 5V \\ &VBLW0 = 3V \\ &VBLRD = 5V \text{ (D0, 5V; D1, 4V)} \\ &VBLW1 = 5V \\ &VW1ID = 5V \\ &VW1WT = 0V \\ &VW1RD = 0V \\ &VW2ID = 5V \\ &VW2WT = 0V \\ &VW2RD = 4V \end{aligned}$$

15

FIG. 11 diagrammatically illustrates another set of operations that may be utilized for programming individual memory cells of the array 50b of FIG. 9 into a "0" data state (i.e., "write 0" operations), programming the individual memory cells into a "1" data state (i.e., "write 1" operations), and for reading the memory cells to ascertain the data states of the individual memory cells. FIG. 11 also diagrammatically illustrates voltage of the N_{base} (i.e., the base 12 of FIG. 2) during the various operations. Example voltage levels for the various states indicated in FIG. 11 may include (assuming a bandgap of 2.3 eV):

$$\begin{aligned} &VBLID = 0V \\ &VBLW0 = 2V \\ &VBLRD = 0V \text{ (D0, 0V; D1, 1V)} \\ &VBLW1 = 0V \\ &VW1ID = 0V \\ &VW1WT = 4V \\ &VW1RD = 5V \\ &VW2ID = 5V \\ &VW2WT = 0V \\ &VW2RD = 4V \end{aligned}$$

25

30

Another set of example voltage levels for the various states indicated in FIG. 11 may include (assuming a bandgap of 2.3 eV):

VBLID = 0V

VBLW0 = 3V

5 VBLRD = 0V (D0, 0V; D1, 1V)

VBLW1 = 0V

VW1ID = 0V

VW1WT = 5V

VW1RD = 5V

10 VW2ID = 5V

VW2WT = 0V

VW2RD = 4V

FIG. 12 diagrammatically illustrates an example embodiment memory array 50c comprising a plurality of memory cells 10a of the type described above with reference to FIG. 2. The memory array of FIG. 12 is similar to that of FIG. 9, except that the first series of wordlines (WL₁ of FIG. 9) have been replaced with nodes 53. The nodes 53 are at a common voltage as one another, and in some embodiments may be electrically coupled with one another and with a common terminal (for instance, they may all be connected to an electrically conductive plate).

In some embodiments, the node 20 of FIG. 2 may correspond to the bitline (BL) of FIG. 12, the node 18 of FIG. 2 may correspond to a node 53, and the gate 26 of FIG. 2 may be along a wordline of the series (WL₂). In such embodiments, the emitter/collector regions 16 of memory cells 10a may be considered to be first emitter/collector regions which are directly coupled with bitlines, and the emitter/collector regions 14 of the memory cells may be considered to be second emitter/collector regions which are electrically coupled with one another and with a common terminal. Each memory cell of array 50c may be uniquely addressed through combinations containing one of the bitlines together with one of the wordlines WL₂.

FIG. 13 diagrammatically illustrates various operations that may be utilized for programming individual memory cells of the array 50c into a "0" data state (i.e., "write 0" operations), programming the individual memory cells into a "1" data state (i.e., "write 1" operations), and for reading the memory cells to ascertain the data states of the individual memory cells. FIG. 13 also diagrammatically illustrates voltage of the N_{base}

(i.e., the base 12 of FIG. 2) during the various operations. Example voltage levels for the various states indicated in FIG. 13 may include (assuming a bandgap of 2.3 eV, and assuming a common voltage on nodes 53 of 5V):

5 VBLID = 3V
 VBLW0 = 3V
 VBLRD = 0V (D0, 0V; D1, 1V)
 VBLW1 = 0V
 VW2ID = 5V
 VW2WT = 0V
 10 VW2RD = 3.4V

FIG. 14 diagrammatically illustrates another set of operations that may be utilized for programming individual memory cells of the array 50c of FIG. 12 into a "0" data state (i.e., "write 0" operations), programming the individual memory cells into a "1" data state (i.e., "write 1" operations), and for reading the memory cells to ascertain the data states of the individual memory cells. FIG. 14 also diagrammatically illustrates voltage of the N_{base} (i.e., the base 12 of FIG. 2) during the various operations. Example voltage levels for the various states indicated in FIG. 14 may include (assuming a bandgap of 2.3 eV, and assuming a common voltage on nodes 53 of 0V):

20 VBLID = 2V
 VBLW0 = 2V
 VBLRD = 5V (D0, 5V; D1, 4V)
 VBLW1 = 4V
 VW2ID = 5V
 25 VW2WT = 0V
 VW2RD = 3.4V

The memory cells of FIGS. 1-4 may be readily incorporated into semiconductor constructions. FIGS. 15 and 16 illustrate example semiconductor constructions comprising the memory cell 10 of FIG. 1, and the memory cell 10a of FIG. 2, respectively.

Referring to FIG. 15, a semiconductor construction 60 comprises memory cell 10 supported over a semiconductor substrate 62. The substrate 62 may comprise, consist essentially of, or consist of monocrystalline silicon in some embodiments, and is shown

to be p-type background doped. The terms "semiconductive substrate," "semiconductor construction" and "semiconductor substrate" mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials), and semiconductive material layers (either alone or in assemblies comprising other materials). The term "substrate" refers to any supporting structure, including, but not limited to, the semiconductive substrates described above. Although substrate 62 is shown to be homogenous, the substrate may comprise numerous materials in some embodiments. For instance, substrate 62 may correspond to a semiconductor substrate containing one or more materials associated with integrated circuit fabrication. Example materials that may be associated with integrated circuit fabrication are various of refractory metal materials, barrier materials, diffusion materials, insulator materials, etc.

The memory cell 10 is part of a substantially vertical pillar 64. Such pillar includes an n-type doped segment 66 directly over the semiconductor material of substrate 62 (the segment 66 is shown doped to an n+ dopant level). In some embodiments, segment 66 may comprise monocrystalline silicon patterned from substrate 62, and/or may comprise semiconductor material deposited over substrate 62. The segment 66 is shown electrically coupled with an electrically conductive material 68 that interconnects with node 18. The conductive material 68 may be any suitable material; including, for example, any of various metals, metal-containing compositions, and/or conductive-doped semiconductor materials. The conductive material 68 may be a separate material from the conductively-doped material of segment 66 (as shown), or may be an extension of the conductively-doped material 66. In some embodiments, segment 66 may be omitted and emitter/collector region 14 may directly contact a conductive node 18 comprising, consisting essentially of, or consisting of any of various metals and/or metal-containing compositions.

The pillar 64 is referred to as being "substantially vertical" to indicate that it extends substantially orthogonally to a primary upper surface of the substrate. Specifically, the term "vertical" is used herein to define a relative orientation of an element or structure with respect to a major plane or surface of a wafer or substrate. A structure may be referred to as being "substantially vertical" to indicate that the structure is vertical to within reasonable tolerances of fabrication and measurement.

The pillar 64 also includes an n-type doped segment 70 directly over the emitter/collector region 16. The segment 70 may comprise silicon and/or any other

suitable semiconductor material. The segment 70 is shown electrically coupled with an electrically conductive material 72 that interconnects with node 20. The conductive material 72 may be any suitable material; including, for example, any of various metals, metal-containing compositions, and/or conductive-doped semiconductor materials. The conductive material 72 may be a separate material from the conductively-doped material of segment 70 (as shown), or may be an extension of the conductively-doped material 70. In some embodiments, segment 70 may be omitted and emitter/collector region 16 may directly contact a conductive node 20 comprising, consisting essentially of, or consisting of any of various metals and/or metal-containing compositions.

Referring to FIG. 16, a semiconductor construction 60a comprises memory cell 10a supported over a semiconductor substrate 62a. The substrate 62a may comprise any of the compositions discussed above with reference to the substrate 62 of FIG. 15.

The memory cell 10a is part of a substantially vertical pillar 64a. Such pillar includes a p-type doped segment 66a directly over the semiconductor material of substrate 62a. The segment 66a is shown electrically coupled with an electrically conductive material 68a that interconnects with node 18. The conductive material 68a may be any of the materials discussed above with reference to the material 68 of FIG. 15. The conductive material 68a may be a separate material from the conductively-doped material of segment 66a (as shown), or may be an extension of the conductively-doped material 66a. In some embodiments, segment 66a may be omitted and emitter/collector region 14 may directly contact a conductive node 18 comprising, consisting essentially of, or consisting of any of various metals and/or metal-containing compositions.

The pillar 64a also includes a p-type doped segment 70a directly over the emitter/collector region 16. The segment 70a may comprise silicon and/or any other suitable semiconductor material. The segment 70a is shown electrically coupled with an electrically conductive material 72a that interconnects with node 20. The conductive material 72a may comprise any of the materials discussed above with reference to the material 72 of FIG. 15. The conductive material 72a may be a separate material from the conductively-doped material of segment 70a (as shown), or may be an extension of the conductively-doped material 70a. In some embodiments, segment 70a may be omitted and emitter/collector region 16 may directly contact a conductive node 20 comprising, consisting essentially of, or consisting of any of various metals and/or metal-containing compositions.

In some embodiments, the memory cells having wide-bandgap material may be formed along one or more levels (or tiers) of an integrated circuit chip, and may be formed over one or more levels of logic or other circuitry fabricated by conventional methods (for instance, such other circuitry may comprise MOSFET transistors).

5 Additionally, or alternatively, one or more levels of conventional circuitry may be fabricated over the memory cells containing the wide-bandgap material.

The various memory cells and memory arrays of FIGS. 1-16 may be formed utilizing any suitable processing. For instance, FIGS. 17 and 18 illustrate an example process for fabricating a memory array 50a of the type shown in FIG. 7 comprising
10 memory cells 10 of the type shown in FIG. 1.

Referring to FIG. 17, a semiconductor construction 80 comprises a substrate 82 having an n-type doped region 83 over a p-type doped region 81. The substrate 82 may be a semiconductor substrate analogous to the substrate 62 discussed above with reference to FIG. 15. Accordingly, the regions 81 and 83 may be conductively-doped
15 regions of a monocrystalline silicon wafer, and/or may be conductively-doped regions formed along a tier of a partially-fabricated integrated circuit.

Conductively-doped regions 12, 14 and 16 of a memory cell stack 84 are formed over substrate 82. In some embodiments, the entire stack 84 may comprise, consist essentially of, or consist of doped wide-bandgap material (such as, for example, 3C-SiC).
20 If doped region 83 comprises monocrystalline silicon and the wide-bandgap material comprises silicon carbide, the wide-bandgap material may be epitaxially grown over the monocrystalline silicon.

A difficulty encountered in incorporating wide-bandgap materials (such as, for example, silicon carbide) into integrated circuit fabrication sequences is that dopant
25 activation within the wide-bandgap materials may utilize a thermal budget which is too high for many of the components conventionally utilized in integrated circuitry. A method of reducing the thermal budget for dopant activation is to in situ dope the wide-bandgap material during epitaxial growth of such material.

A patterned mask 97 is formed over memory cell stack 84, with such patterned
30 mask defining a pattern corresponding to a plurality of openings 99 that extend through the mask. The patterned mask may comprise any suitable composition and may be formed with any suitable processing. For instance, the mask may comprise photolithographically-patterned photoresist. As another example, the mask may comprise one or more structures formed utilizing pitch multiplication methodologies.

Referring to FIG. 18, a pattern is transferred from mask 97 (FIG. 17) into stack 84 with one or more suitable etches, and then the mask is removed. The memory cell stack 84 is thus patterned into substantially vertical BJT pillars 88. Subsequently, dielectric material 30 is formed along sidewalls of the pillars.

5 Electrically-conductive interconnects 90 are formed between the pillars and in electrical connection with doped region 83. The interconnects 90 may be electrically coupled with one another through doped region 83 and/or through other interconnections, and may all be electrically connected to a common terminal so that they are all tied to the common voltage 51 (as shown).

10 The dielectric material 30 may be formed by initially providing surface passivation along outer exposed surfaces of pillars 88. Such surface passivation may comprise providing a layer containing silicon, oxygen and nitrogen along the outer surfaces. Such layer may be formed by nitridation/oxidation of exposed outer surfaces of silicon carbide in some embodiments, and/or by deposition of passivation material along
15 the exposed outer surfaces. The dielectric material 30 may consist of the passivation layer in some embodiments. In other embodiments, additional dielectric materials may be formed along the passivation layer to form a dielectric material 30 comprising the passivation layer in combination with other dielectric materials. Such other dielectric materials may comprise, for example, one or both of silicon dioxide and silicon nitride.

20 In some embodiments, material 90 may comprise metal or other thermally-sensitive material, and an advantage of forming conductive material 90 after the doping of wide-bandgap material is that such can avoid exposure of the thermally-sensitive material to the thermal budget utilized for the doping of the wide-bandgap material.

 Electrically insulative material 92 is formed over conductive material 90 and
25 between the pillars 88, and then the conductive material 27 is formed and patterned over insulative material 92 to form the gates 26. Subsequently, another insulative material 94 is formed over gates 26 and insulative material 92. The electrically insulative materials 92 and 94 may comprise any suitable compositions or combinations of compositions, including for example, one or more of silicon dioxide, silicon nitride, and any of various
30 doped oxide glasses (for instance, borophosphosilicate glass, phosphosilicate glass, fluorosilicate glass, etc.). The electrically insulative materials 92 and 94 may be the same composition as one another in some embodiments, and may differ in composition from one another in other embodiments.

A bitline 100 is formed across the pillars 88, and in direct electrical contact with the upper doped regions 16 within such pillars. The bitline 100 may be considered to be an example of a node 20 (FIG. 1) that may be formed in direct electrical connection with the upper emitter/collector regions 16 of the illustrated example embodiment memory cells. Bitline 100 may comprise any suitable electrically conductive material, and may, for example, comprise, consist essentially of, or consist of one or more of various metals, metal-containing compositions and conductively-doped semiconductor materials. Although the bitline is shown formed directly against the emitter/collector region 16, in other embodiments there may be one or more electrically-conductive materials between the bitline and the emitter/collector region (such as, for example, an electrically conductive material analogous to the conductively-doped semiconductor material 70 of FIG. 15).

The construction 80 has a dimension from one side of a pillar to a same side of an adjacent pillar of $2F$, and thus the individual memory cells may have footprints of about $4F^2$.

Although FIGS. 17 and 18 pertain to formation of memory cells 10 of the type shown in FIG. 1 in a memory array of the type shown in FIG. 7, persons of ordinary skill will recognize that similar processing may be utilized to form any of the other memory cells described in this disclosure in any of the memory arrays described in this disclosure.

The memory cells and memory arrays discussed above may be incorporated into integrated circuit chips or packages, and such may be utilized in electronic devices and/or systems. The electronic systems may be used in, for example, memory modules, device drivers, power modules, communication modems, processor modules, and application-specific modules, and may include multilayer, multichip modules. The electronic systems may be any of a broad range of systems, such as, for example, clocks, televisions, cell phones, personal computers, automobiles, industrial control systems, aircraft, etc.

The particular orientation of the various embodiments in the drawings is for illustrative purposes only, and the embodiments may be rotated relative to the shown orientations in some applications. The description provided herein, and the claims that follow, pertain to any structures that have the described relationships between various features, regardless of whether the structures are in the particular orientation of the drawings, or are rotated relative to such orientation.

The cross-sectional views of the accompanying illustrations only show features within the planes of the cross-sections, and do not show materials behind the planes of the cross-sections in order to simplify the drawings.

When a structure is referred to above as being "on" or "against" another structure, 5 it can be directly on the other structure or intervening structures may also be present. In contrast, when a structure is referred to as being "directly on" or "directly against" another structure, there are no intervening structures present. When a structure is referred to as being "connected" or "coupled" to another structure, it can be directly connected or coupled to the other structure, or intervening structures may be present. In contrast, when 10 a structure is referred to as being "directly connected" or "directly coupled" to another structure, there are no intervening structures present.

CLAIMS

The invention claimed is:

1. A gated bipolar junction transistor, comprising:
a base region between a collector region and an emitter region; a B-C
5 junction being at an interface of the base region and the collector region, and a B-E
junction being at an interface of the base region and the emitter region; at least part of at
least one of the base, collector and emitter regions comprising a material having a
bandgap of at least 1.2 eV; and
a gate along the base region and spaced from the base region by dielectric
10 material; the gate not overlapping either the B-C junction or the B-E junction.
2. The gated bipolar junction transistor of claim 1 wherein the base region
comprises a first dopant type, and wherein the emitter region and collector region
comprise a second dopant type which is opposite to the first dopant type.
3. The gated bipolar junction transistor of claim 1 wherein the base region,
15 emitter region and collector region all comprise a common dopant type as one another,
and wherein the base region is less heavily doped than either of the emitter and collector
regions.
4. The gated bipolar junction transistor of claim 1 having a mode of
operation in which there is a B-E depletion region that extends across the B-E junction
20 and in which there is a B-C depletion region that extends across the B-C junction; the
gate not overlapping either of the B-E depletion region and the B-C depletion region.
5. The gated bipolar junction transistor of claim 4 wherein the B-E depletion
region and the B-C depletion region are entirely contained within material having the
bandgap of at least 1.2 eV.
- 25 6. The gated bipolar junction transistor of claim 5 wherein the B-E depletion
region and the B-C depletion region are contained within a same material as one another.
7. The gated bipolar junction transistor of claim 5 wherein the B-E depletion
region and the B-C depletion region are contained within different materials relative to
one another.

8. The gated bipolar junction transistor of claim 5 wherein the material having the bandgap of at least 1.2 eV extends entirely across the base region.

9. The gated bipolar junction transistor of claim 1 wherein the material having the bandgap of at least 1.2 eV comprises silicon and carbon.

5 10. The gated bipolar junction transistor of claim 1 wherein the base, emitter and collector regions are entirely comprised by one or more materials having the bandgap of at least 1.2 eV.

10 11. The gated bipolar junction transistor of claim 10 wherein the emitter region and the base region comprise a common material having the bandgap of at least 1.2 eV.

12. The gated bipolar junction transistor of claim 10 wherein the emitter region and the base region comprise different materials having the bandgap of at least 1.2 eV relative to one another.

15 13. The gated bipolar junction transistor of claim 10 wherein the collector region and the base region comprise a common material having the bandgap of at least 1.2 eV.

14. The gated bipolar junction transistor of claim 10 wherein the collector region and the base region comprise different materials having the bandgap of at least 1.2 eV relative to one another.

20 15. The gated bipolar junction transistor of claim 10 wherein the base region, emitter region and collector region all comprise a common material having the bandgap of at least 1.2 eV.

25 16. The gated bipolar junction transistor of claim 1 having a bitline coupled with one of the emitter and collector regions, and having a node coupled with the other of the emitter and collector regions; and wherein the material having the bandgap of at least 1.2 eV extends entirely across the region coupled with the bitline.

17. The gated bipolar junction transistor of claim 16 wherein the material having the bandgap of at least 1.2 eV also extends entirely across the region coupled with the node.

18. A gated bipolar junction transistor, comprising:

a base region between a collector region and an emitter region; a B-C junction being at an interface of the base region and the collector region, and a B-E junction being at an interface of the base region and the emitter region; at least part of at least one of the regions comprising a material having a bandgap of at least 2.3 eV; and a gate along the base region and spaced from the base region by dielectric material; the gate being only coupled with the base region in operation such that any gate induced leakage is less than the combination of base/emitter junction leakage and base/collector junction leakage.

19. The gated bipolar junction transistor of claim 18 wherein the B-C junction is within the material having the bandgap of at least about 2.3 eV.

20. The gated bipolar junction transistor of claim 18 wherein the B-E junction is within the material having the bandgap of at least about 2.3 eV.

21. The gated bipolar junction transistor of claim 18 wherein the B-C junction and the B-E junction are both within a same material having the bandgap of at least about 2.3 eV.

22. The gated bipolar junction transistor of claim 1 wherein the material having the bandgap of at least about 2.3 eV comprises silicon and carbon.

23. A memory array, comprising:

a series of access lines;

a series of bitlines; and

a plurality of gated bipolar junction transistors, individual of the gated bipolar junction transistors being uniquely addressed through combinations containing one of the bitlines and one of the access lines; the individual gated bipolar junction transistors comprising:

a vertical transistor pillar having a base region between a pair of emitter/collector regions; one of the emitter/collector regions being a first emitter/collector region and the other being a second emitter/collector region; a first junction being at an interface of the base region and the first emitter/collector region, and a second junction being at an interface of the base region and the second emitter/collector region; at least a portion of the vertical transistor pillar comprising a material having a bandgap greater than or equal to 1.2 eV; the first emitter/collector region being directly electrically coupled with a bitline; and

a gate along the base region of the vertical transistor pillar and spaced from the base region by dielectric material; the gate not vertically overlapping either of the first and second junctions; the gate being a region of an access line.

24. The memory array of claim 23 wherein the second emitter/collector regions are all electrically coupled with one another and with a common terminal.

25. The memory array of claim 23 wherein the series of access lines is a first series of access lines, and further comprising a second series of access lines directly electrically coupled with the second emitter/collector regions.

26. A method of forming a gated bipolar junction transistor, comprising:
epitaxially growing one or more wide-bandgap materials over a
monocrystalline silicon substrate, with a wide bandgap being a bandgap greater than or
equal to 1.2 eV; the one or more wide-bandgap materials being doped during the
5 epitaxial growth to form a stack of at least three regions; the three regions being, in
ascending order from the substrate, a first region, a second region and a third region; the
first and second regions joining at a first junction region, and the second and third
regions joining at a second junction;
patterning the epitaxially-grown materials into a plurality of substantially
10 vertical transistor pillars extending upwardly from the substrate; the first regions within
the pillars being electrically coupled to conductively-doped regions of the substrate;
forming one or more dielectric materials along sidewalls of the transistor
pillars; and
forming gates along the transistor pillars and spaced from the transistor
15 pillars by the one or more dielectric materials, the gates vertically overlapping the second
regions of the transistor pillars and not vertically overlapping either of the first and
second junctions.

27. The method of claim 26 wherein the second region is doped to a different
conductivity type than the first and third regions.

- 20 28. The method of claim 26 wherein the second region is doped to a same
conductivity type as the first and third regions, but to a lower concentration than the first
and third regions.

29. The method of claim 26 further comprising electrically coupling the
conductively-doped regions of the substrate with one another and a common terminal.


- 25 30. The method of claim 26 wherein the one or more wide-bandgap materials
correspond to one or more forms of silicon carbide.

31. The method of claim 30 wherein at least some of the silicon carbide is
3C-SiC.

32. The method of claim 26 wherein the one or more dielectric materials
30 include a passivation layer formed directly against the sidewalls of the transistor pillars
and comprising silicon, oxygen and nitrogen.

33. The method of claim 32 wherein the one or more dielectric materials include only the passivation layer.

34. The method of claim 32 wherein the one or more dielectric materials include other dielectric materials formed over the passivation layer.



2/15




FIG. 4




FIG. 3

50




FIG. 5




FIG. 6

50a




FIG. 7




FIG. 8

50b




FIG. 9




FIG. 10




FIG. 11

10/15






FIG. 12








FIG. 17




FIG. 18