

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



A standard linear barcode is located at the bottom of the page, spanning most of the width. It is used for document tracking and identification.

(10) International Publication Number

WO 2016/077209 A1

**(43) International Publication Date
19 May 2016 (19.05.2016)**

WIPO | PCT

(51) International Patent Classification:
H02M 1/44 (2007.01) *H02M 3/35* (2006.01)

(81) **Designated States** (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(21) International Application Number: PCT/US2015/059697

PCT/US2015/059697

(22) International Filing Date: 9 November 2015 (09.11.2015)

(25) Filing Language: English

(26) **Publication Language:** English

(30) Priority Data: 62/077,639 10 November 2014 (10.11.2014) US

(71) **Applicant: POWER INTEGRATIONS, INC. [US/US];**
5245 Hellver Avenue, San Jose, CA 95138 (US)

(72) Inventors: SAINT-PIERRE, Roland Sylvre; 7131 Heartland Way, San Jose, CA 95135 (US). PHAM, Giao Minh; 210 Edgewater Drive, Milpitas, CA 95035 (US). WONG, Lance; 281 Bixby Drive, Milpitas, CA 95035 (US). MATTHEWS, David Michael Hugh; 6471 Englewood Avenue, Los Gatos, CA 95032 (US).

(74) **Agents:** GO, James, Y. et al.; Blakely Sokoloff Taylor & Zafman LLP, 1279 Oakmead Parkway, Sunnyvale, CA 94085 (US).

(84) **Designated States** (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Published:

- with international search report (Art. 21(3))
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments (Rule 48.2(h))

(54) Title: INTRODUCING JITTER TO A SWITCHING FREQUENCY BY WAY OF MODULATING CURRENT LIMIT




FIG. 1A

(57) Abstract: A controller for use in a power converter includes a switch controller coupled to a power switch coupled to an energy transfer element. The switch controller is coupled to receive a current sense signal representative of a drain current through the power switch. The switch controller is coupled to generate a drive signal to control switching of the power switch in response to the current sense signal and a modulated current limit signal to control a transfer of energy from an input to an output of the power converter. A current limit generator is coupled to generate a current limit signal. A jitter generator is coupled to generate a jitter signal. An arithmetic operator circuit is coupled to generate the modulated current limit signal in response to the current limit signal and the jitter signal.

INTRODUCING JITTER TO A SWITCHING FREQUENCY BY WAY OF MODULATING CURRENT LIMIT

CROSS-REFERENCE TO RELATED APPLICATIONS

[0001] This application claims priority under Article 8 of the Patent Cooperation Treaty (PCT) to U.S. Non-Provisional Application No. 14/881,527, filed on October 13, 2015, which claims priority to U.S. Provisional Application No. 62/077,639 filed on November 10, 2014, the contents of which are incorporated herein by reference.

BACKGROUND

Field of the Disclosure

[0002] The present invention relates generally to controlling a power converter. More specifically, examples of the present invention are related to modulating a current limit signal to introduce jitter to the switching frequency of a switch mode power converter under varying load conditions.

Background

[0003] Electronic devices (such as cell phones, tablets, laptops, *etc.*) use power to operate. Switched mode power converters are commonly used due to their high efficiency, small size, and low weight to power many of today's electronics. Conventional wall sockets provide a high voltage alternating current. In a switching power converter, a high voltage alternating current (ac) input is converted to provide a well-regulated direct current (dc) output through an energy transfer element to a load. In operation, a switch is turned ON and OFF to provide the desired output by varying the duty cycle (typically the ratio of the on time of the switch to the total switching period), varying the switching frequency, or varying the number of on/off pulses per unit time of the switch in a switched mode power converter.

[0004] A switched mode power supply may emit too much EMI to meet safety regulation standards. Specifically for a power supply switching at a constant frequency, large levels of interference appearing on the fundamental/harmonics and related spurs may exceed the levels allowed by the EMI mask.

BRIEF DESCRIPTION OF THE DRAWINGS

[0005] Non-limiting and non-exhaustive embodiments of the present invention are described with reference to the following figures, wherein like reference numerals refer to like parts throughout the various views unless otherwise specified.

[0006] FIG. 1A is a block diagram illustrating an example power converter with a modulated current limit signal to introduce jitter in a switching frequency in accordance with the teachings of the present disclosure.

[0007] FIG. 1B is a block diagram illustrating an example controller that modulates a current limit signal to introduce jitter in a switching frequency in accordance with the teachings of the present disclosure.

[0008] FIG. 2 is an example timing diagram illustrating example waveforms that illustrates the switching frequency adjusted by a modulated current limit signal in accordance with the teachings of the present invention.

[0009] FIG. 3 is an example timing diagram illustrating example waveforms that illustrates the switching frequency adjusted by a modulated current limit signal in accordance with the teachings of the present invention.

[0010] FIG. 4 is an example timing diagram illustrating example waveforms that illustrates the switching frequency adjusted by a modulated current limit signal in accordance with the teachings of the present invention.

[0011] Corresponding reference characters indicate corresponding components throughout the several views of the drawings. Skilled artisans will appreciate that elements in the figures are illustrated for simplicity and clarity and have not necessarily been drawn to scale. For example, the dimensions of some of the elements in the figures may be exaggerated relative to other elements to help to improve understanding of various embodiments of the present invention. Also, common but well-understood elements that are useful or necessary in a commercially feasible embodiment are often not depicted in order to facilitate a less obstructed view of these various embodiments of the present invention.

DETAILED DESCRIPTION

[0012] In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present invention. It will be apparent, however, to one having ordinary skill in the art that the specific detail need not be employed to practice the present invention. In other instances, well-known materials or methods have not been described in detail in order to avoid obscuring the present invention.

[0013] Reference throughout this specification to "one embodiment", "an embodiment", "one example" or "an example" means that a particular feature, structure or characteristic described in connection with the embodiment or example is included in at least one embodiment of the present invention. Thus, appearances of the phrases "in one embodiment", "in an embodiment", "one example" or "an example" in various places throughout this specification are

not necessarily all referring to the same embodiment or example. Furthermore, the particular features, structures or characteristics may be combined in any suitable combinations and/or subcombinations in one or more embodiments or examples. Particular features, structures or characteristics may be included in an integrated circuit, an electronic circuit, a combinational logic circuit, or other suitable components that provide the described functionality. In addition, it is appreciated that the figures provided herewith are for explanation purposes to persons ordinarily skilled in the art and that the drawings are not necessarily drawn to scale.

[0014] One way to reduce EMI interference appearing on the fundamental/harmonics in a switched mode power supply is to spread the energy out to other frequencies by varying the switching frequency, aka frequency jitter. Examples in accordance with the teachings of the present invention describe how the switching frequency can be jittered by perturbing the current limit in each switching cycle. Another benefit of the disclosed examples is to reduce audio noise by perturbing the current limit in each switching cycle.

[0015] To explain frequency jitter, the equation $P = k*f*LI^2$ (k a constant, L is a fixed inductance, I is a fixed current limit, and f is a fixed switching frequency), describes how to keep the output power of a power converter constant. If however the current limit is varied, but the power is maintained to be constant by a feedback loop, f will be forced to vary to compensate for the change in I. Thus, jittering of the switching frequency can be achieved in accordance with the teachings of the present invention without the use of a variable frequency oscillator.

[0016] FIG. 1A is a block diagram illustrating an example power converter with a modulated current limit signal to introduce jitter in a switching frequency in accordance with the teachings of the present invention. The illustrated example of power converter 100 includes an energy transfer element T1 104, a primary winding 106 of the energy transfer element T1 104, a secondary winding 108 of the energy transfer element T1 104, a power switch S1 110, an input return 111, a clamp circuit 112, a rectifier D1 114 (also referred to as an output diode D1), an output capacitor C1 116, an output return 117, a sense circuit 146, an enable circuit 122 and a controller 120.

[0017] Also shown in FIG. 1A are an input voltage V_{IN} 102, an output quantity U_o 134, an output voltage V_o 130, an output current I_o 133, a feedback signal U_{FB} 136, a current sense signal 150, a drive signal 148, and switch current I_d 140. In the illustrated example, the power converter 100 is shown as having a flyback topology for explanation purposes. It is appreciated that other known topologies and configurations of power converters may also benefit from the teachings of the present invention.

[0018] The power converter 100 provides output power to a load 118 from an unregulated input V_{IN} 102. The input V_{IN} 102 is coupled to the energy transfer element T1 104.

Power converter 100 uses the energy transfer element T1 104 to transfer energy from the primary winding 106 to the secondary winding 108. NP and NS represent the number of turns for the primary winding 106 and secondary winding 108, respectively. In the example of **FIG. 1A**, primary winding 106 may be considered an input winding, and secondary winding 108 may be considered an output winding. The primary winding 106 is further coupled to power switch S1 110, which is then further coupled to the input return 111. In addition, the clamp circuit 112 is coupled across the primary winding 106 of the energy transfer element T1 104.

[0019] The secondary winding 108 of the energy transfer element T1 104 is coupled to the rectifier D1 114. In the example illustrated in **FIG. 1A**, the rectifier D1 114 is exemplified as a diode and the secondary winding 108 is coupled to the anode of the diode. Both the output capacitor C1 116 and the load 118 are coupled to the rectifier D1 114. In the example of **FIG. 1A**, both the output capacitor C1 116 and the load 118 are coupled to the cathode of the diode. An output is provided to the load 118 and may be provided as either an output voltage V_o 130, output current I_o 133, or a combination of the two.

[0020] In the example of **FIG. 1A**, input voltage V_{IN} 102 is positive with respect to input return 111, and output voltage V_o 130 is positive with respect to output return 117. The example of **FIG. 1A** shows galvanic isolation between the input return 111 and the output return 117. In other words, a dc voltage applied between input return 111 and output return 117 will produce substantially zero current. Therefore, circuits electrically coupled to the primary winding 106 are galvanically isolated from circuits electrically coupled to the secondary winding 108.

[0021] The power converter 100 further comprises circuitry to regulate the output, which is exemplified as output quantity U_o 134. A sense circuit 146 is coupled to an enable circuit 122. The sense circuit 146 outputs a feedback signal U_{FB} 136, which is representative of the output quantity U_o 134. On the input side, the current sense signal 150 may be representative of the drain current I_D 140 in power switch S1 110.

[0022] In addition, the switch controller 142 provides a drive signal 148 to the power switch S1 110 to control various switching parameters. Examples of such parameters may include switching frequency, switching period, duty cycle, or respective on and off times of the power switch S1 110.

[0023] The clamp circuit 112 is coupled to the primary winding 106 of the energy transfer element T1 104 to limit the maximum voltage on the power switch S1 110. Power switch S1 110 is opened and closed in response to the drive signal 148 received from the controller 120. It is generally understood that a switch that is closed may conduct current and is considered ON, while a switch that is open cannot conduct current and is considered OFF. In the example of **FIG. 1A**, power switch S1 110 controls a drain current I_D 140 in response to

controller 120 to meet a specified performance of the power converter 100. In some embodiments, the power switch S1 110 may be a transistor.

[0024] As illustrated in **FIG. 1A**, the controller 120 comprises of a switch controller 142, an arithmetic operator 141, jitter generator 124, and a current limit generator 132. The switch controller 142 is coupled to receive the enable signal U_{EN} 144 from the enable circuit 122. The drive signal 148 turns ON the power switch S1 110 in response to the enable signal U_{EN} 144. The jitter generator 124 is coupled to provide a jitter signal U_{JTR} 126 to the arithmetic operator. The jitter generator 124 may also be referred to as the jitter modulator. The current limit generator 132 generates a current limit signal U_{ILIM} 128. The current limit generator 132 can be referred to as the control modulator. The arithmetic operator 141 is coupled to receive the jitter signal U_{JTR} 126 and current limit signal U_{ILIM} 128, and output a modulated current limit signal U_{JLIM} 138 to the switch controller 142.

[0025] The controller 120 also receives the current sense signal 150, which relays the sensed drain current I_D 140 of the power switch S1 110.

[0026] **FIG. 1B** is a block diagram that further illustrates an example controller from **FIG. 1A**. Controller 120 comprises of a switch controller 142, an arithmetic operator 141, a jitter generator 124, and a current limit generator 132.

[0027] Switch controller 142 comprises of a latch 166, and a comparator 168. Latch 166 is coupled to receive the enable signal U_{EN} 144. The enable signal U_{EN} 144 sets the drive signal 148 for power switch S1 110 for an ON period T_{ON} 158. Comparator 168 is coupled to receive the current sense signal 150 at the non-inverting input, and the modulated current signal U_{JLIM} 138 at the inverting input. The current sense signal is representative of the drain current I_D 140 of the power switch S1 110. If the current sense signal is greater than the modulated current limit, latch 166 is reset, thereby turning OFF the power switch S1 110 for an OFF period T_{OFF} 156. The switching period T_s 154 comprises of the ON period T_{ON} 158 and OFF period T_{OFF} 156. The switching period of the power switch S1 from **FIG. 1A** can be defined by the equation

$$T_s = T_{ON} + T_{OFF}. \quad (1)$$

[0028] The switching period T_s 154 is adjusted every switching cycle such that energy is spread out across different frequencies, which in turn reduces the audio noise.

[0029] Jitter generator 124 generates a jitter signal U_{JTR} 126. In one example, the jitter U_{JTR} 126 signal may be a sawtooth waveform. In another example, the jitter signal U_{JTR} 126 may be a triangular waveform. In another example, the jitter signal U_{JTR} 126 may be a stepped or stepladder waveform. In other examples, the jitter signal U_{JTR} 126 may be any waveform. In the example, the jitter signal U_{JTR} 126 may have a modulation period T_M 152. The modulation period T_M 152 of the jitter signal U_{JTR} 126 may be greater than the switching period T_s 154.

The arithmetic operator 141 is coupled to receive the current limit signal U_{ILIM} 128 and the jitter signal U_{JTR} 126. In one example, the arithmetic operator 141 is a multiplier 143. In other implementations, the arithmetic operator 141 can be another mathematical operator or multiple mathematical operators.

[0030] **FIG. 2** is an example timing diagram illustrating a process of the jitter generator and the current limit generator. The first timing diagram illustrates the current limit signal 228 generated by the current limit generator shown in **FIG. 1A** and **FIG. 1B**. In this example, current limit signal U_{ILIM} 228 is a constant value A. The second timing diagram illustrates the jitter signal U_{JTR} 226 generated by the jitter generator shown in **FIG. 1A** and **FIG. 1B**. In this example, the jitter signal is a triangular waveform with a peak value of $(1+x)$, and a bottom value of $(1-x)$. The value of x is between 0 and 1. A fractional value could be used for the value of x. Although the jitter signal U_{JTR} 226 is a triangular waveform in this example, the jitter signal U_{JTR} 226 may be represented by any variation of waveforms as stated previously.

[0031] Also shown in **FIG. 2** is the output waveform of modulated current signal U_{JLIM} 238 generated by the arithmetic operator in **FIG. 1A** and **FIG. 1B** based on the current limit signal U_{ILIM} 228 and jitter signal U_{JTR} 226. The value of the modulated current signal U_{JLIM} 238 varies from a peak value of $(1+x)A$ to a bottom value of $(1-x)A$. The modulated current signal U_{JLIM} 238 sets the maximum drain current I_D 240, represented by waveform 238 for the switching cycle. Once the current limit is reached, the power switch is switched OFF for an OFF period T_{OFF} 270.

[0032] The fourth timing diagram illustrates the drain current 240 represented by the triangular waveforms. The dashed line waveform 238 superimposed on top of the drain current I_D 240 sets the current limit as generated by the third timing diagram. The fourth timing diagram illustrates a first ON period T_{ON1} 272 and a second ON period T_{ON2} 273. The fourth timing diagram further illustrates switching periods of T_{S1} , T_{S2} , T_{S3} , and T_{S4} where the values of these switching periods can vary. In this example, the values of T_{S1} , T_{S2} , T_{S3} , and T_{S4} are not equivalent and can vary. The values of the ON period T_{ON1} 272 and ON period T_{ON2} 273 may vary in this example, but it should be appreciated that the ON period of T_{ON1} 272 and ON period T_{ON2} 273 may also be equivalent. In other implementations, the values of the OFF period T_{OFF} 270 can vary as well while the values of the ON period T_{ON} 270 may remain the same.

[0033] Although **FIG. 2** shows the modulated current limit signal U_{JLIM} 238 increasing then decreasing within the jitter generator period, it should be appreciated that modulated current limit signal U_{JLIM} 238 may increase and decrease several times within the period of jitter generator then repeat for the next period of the jitter generator.

[0034] FIG. 3 is another example timing diagram illustrating a process of the jitter generator and the current limit generator. The current limit generator generates a current limit signal U_{ILIM} 328 of a constant value A. The jitter generator generates a jitter signal U_{JTR} 326, in a stepladder waveform with a peak value of $(1+x)$, and a bottom value of $(1-x)$. In one example, it is appreciated that the stepladder waveform may be one example of a digitally implemented triangular waveform. The value of x is between 0 and 1. A fractional value could be used for x.

[0035] The arithmetic operator outputs a signal modulated current limit signal U_{JLIM} 338 based on the current limit signal U_{ILIM} 328 and jitter signal U_{JTR} 326. The modulated current limit signal U_{JLIM} 338 affects the drain current I_D 340 by setting the maximum drain current, represented by the dashed line 338 above the drain current I_D 340. The drain current I_D 340, is represented by the triangular waveform. Once the drain current limit is reached, the power switch shuts off for a time period T_{OFF} 370.

[0036] In this example, the values of T_{S1} , T_{S2} , T_{S3} , and T_{S4} are not equivalent and can vary. The values of the ON period T_{ON1} 372 and ON period T_{ON2} 373 may vary in this example, but it should be appreciated that the ON period of T_{ON1} 372 and ON period T_{ON2} 373 may also be equivalent. In other implementations, the values of the OFF period T_{OFF} 370 can vary as well while the values of the ON period T_{ON} 370 may remain the same. Although FIG. 3 shows the modulated current limit signal U_{JLIM} 338 increasing then decreasing within the jitter generator period, it should be appreciated that the modulated current limit signal U_{JLIM} 338 may increase and decrease several times within the jitter generator period then repeat for the next period of the jitter generator.

[0037] FIG. 4 is another example timing diagram illustrating a process of the jitter generator and the current limit generator. In the example, the current limit generator generates a current limit signal U_{ILIM} 428, represented by the value A that varies. The current limit signal U_{ILIM} 428 may start each cycle at a first value and the decrease during the ON time within each switching cycle. The jitter generator generates a signal U_{JTR} 426, which is a triangular waveform with a peak value of $(1+x)$, and a bottom value of $(1-x)$. The value of x is between 0 and 1. A fractional value could be used for x.

The arithmetic operator creates a modulated current signal U_{JLIM} 438 that comprises of the signal U_{ILIM} 428 and U_{JTR} 426. As stated previously, the arithmetic operator can comprise of a single mathematical operator or multiple mathematical operators in order to achieve the desired waveform.

[0038] The modulated current signal U_{JLIM} 438 sets the maximum drain current I_D 440. Once the drain current limit is reached, the power switch shuts off for a time period T_{OFF} 470.

[0039] In this example, the values of T_{S1} , T_{S2} , T_{S3} , and T_{S4} are not equivalent and can vary. The values of the ON period T_{ON1} 472 and ON period T_{ON2} 473 may vary in this example, but it should be appreciated that the ON period of T_{ON1} 472 and ON period T_{ON2} 473 may also be equivalent. In other implementations, the values of the OFF period T_{OFF} 470 can vary as well while the values of the ON period T_{ON} 470 may remain the same

[0040] Although **FIG. 4** shows signal U_{JLIM} increasing then decreasing within jitter generator period, it should be appreciated that signal U_{JLIM} may increase and decrease several times within the jitter generator period then repeat for the next period of the jitter modulator.

[0041] The above description of illustrated examples of the present invention, including what is described in the Abstract, are not intended to be exhaustive or to be limitation to the precise forms disclosed. While specific embodiments of, and examples for, the invention are described herein for illustrative purposes, various equivalent modifications are possible without departing from the broader spirit and scope of the present invention. Indeed, it is appreciated that the specific voltages, currents, frequencies, power range values, times, etc., are provided for explanation purposes and that other values may also be employed in other embodiments and examples in accordance with the teachings of the present invention. These modifications can be made to examples of the invention in light of the above detailed description. The terms used in the following claims should not be construed to limit the invention to the specific embodiments disclosed in the specification and the claims. Rather, the scope is to be determined entirely by the following claims, which are to be construed in accordance with established doctrines of claim interpretation. The present specification and figures are accordingly to be regarded as illustrative rather than restrictive.


CLAIMS

What is claimed is:

1. A controller for use in a power converter, comprising:
a switch controller coupled to a power switch coupled to an energy transfer element, wherein the switch controller is coupled to receive a current sense signal representative of a drain current through the power switch, wherein switch controller is coupled to generate a drive signal to control switching of the power switch in response to the current sense signal and a modulated current limit signal to control a transfer of energy from an input of the power converter to an output of the power converter;
a current limit generator coupled to generate a current limit signal;
a jitter generator coupled to generate a jitter signal; and
an arithmetic operator circuit coupled to receive the current limit signal and the jitter signal, wherein the arithmetic operator circuit is coupled to generate the modulated current limit signal in response to the current limit signal and the jitter signal.
2. The controller of claim 1 wherein the modulated current limit signal is a product of the current limit signal and the jitter signal.
3. The controller of claim 1 wherein the switch controller is further coupled to receive an enable signal from an enable circuit coupled to receive a feedback signal representative of an output quantity of the power converter, wherein switch controller is coupled to generate the drive signal in response to the current sense signal, the modulated current limit signal, and the enable signal.
4. The controller of claim 3 wherein the feedback signal representative of the output quantity of the power converter is coupled to be generated by a sense circuit coupled to sense the output quantity of the power converter.
5. The controller of claim 3 wherein the drive signal is coupled to turn off the power switch in response to a comparison of the current sense signal and the modulated current limit signal, and wherein the drive signal is coupled to turn on the power switch in response to the enable signal.

6. The controller of claim 3 wherein the switch controller includes a flip-flop circuit coupled to generate the drive signal, wherein the flip-flop circuit is coupled to be reset in response to a comparison of the current sense signal and the modulated current limit signal, and wherein the flip-flop circuit is coupled to be set in response to the enable signal.
7. The controller of claim 3 wherein the enable circuit is coupled to generate the enable signal to cause a duration of an off time of the power switch to be substantially constant.
8. The controller of claim 7 wherein a duration of an on time of the power switch is variable such that a switching period of the power switch 110 is variable.
9. The controller of claim 1 wherein the jitter signal is a periodic signal having a modulation time period that is greater than a switching period of the drive signal.
10. The controller of claim 1 wherein the jitter signal is a sawtooth waveform signal having a modulation time period that is greater than a switching period of the drive signal.
11. The controller of claim 10 wherein the sawtooth waveform signal is coupled to oscillate between a peak value and a bottom value.
12. The controller of claim 11 wherein the modulated current limit signal (238) is a product of the current limit signal and the jitter signal, wherein an average of the peak value and the bottom value is substantially equal to a unity multiplier for the jitter signal when determining the product of the current limit signal and the jitter signal.
13. The controller of claim 1 wherein the jitter signal is a stepladder waveform signal having a modulation time period that is greater than a switching period of the drive signal.
14. The controller of claim 13 wherein the stepladder waveform signal is coupled to oscillate between a peak value and a bottom value.
15. The controller of claim 14 wherein the modulated current limit signal is a product of the current limit signal and the jitter signal, wherein an average of the peak value and the bottom value is substantially equal to a unity multiplier for the jitter signal when determining the product of the current limit signal and the jitter signal.

16. The controller of claim 1 wherein the current limit signal is a constant signal.
17. The controller of claim 1 wherein the current limit signal is a variable signal during an on time of the power switch.
18. The controller of claim 17 wherein the current limit signal is coupled to decrease during the on time of the power switch.
19. The controller of claim 1 wherein an on time of the drive signal is coupled to vary in response to the modulated current limit signal.
20. The controller of claim 1 wherein an off time of the drive signal is coupled to vary in response to the modulated current limit signal.
21. The controller of claim 1 wherein the switch controller is coupled to reduce audio noise generated by the switching of the power switch in response to the modulated current limit signal.

**FIG. 1A**






FIG. 1B

**FIG. 2**

**FIG. 3** $T_{OFF} \sim 370$ $T_{ON} + T_{OFF} = T_S$




FIG. 4

TOFF~470

$$T_{ON} + T_{OFF} = T_S$$

INTERNATIONAL SEARCH REPORT

International application No
PCT/US2015/059697

A. CLASSIFICATION OF SUBJECT MATTER
INV. H02M1/44 H02M3/335
ADD.

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
H02M

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EPO-Internal, WPI Data

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2011/110126 A1 (MORRISH ANDREW JOHN [US]) 12 May 2011 (2011-05-12) abstract figures 1,3-5 paragraph [0015] - paragraph [0022] paragraph [0044] - paragraph [0065] -----	1,2, 19-21 3-18
Y	EP 2 259 418 A1 (POWER INTEGRATIONS INC [US]) 8 December 2010 (2010-12-08) paragraph [0045] - paragraph [0050]; figures 3,4 -----	3-8
Y	EP 2 779 402 A2 (POWER INTEGRATIONS INC [US]) 17 September 2014 (2014-09-17) abstract paragraphs [0013], [0035] - [0037]; figures 1,3 ----- -/-	3-8

Further documents are listed in the continuation of Box C.

See patent family annex.

* Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance
"E" earlier application or patent but published on or after the international filing date
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
"O" document referring to an oral disclosure, use, exhibition or other means
"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search	Date of mailing of the international search report
17 March 2016	29/03/2016

Name and mailing address of the ISA/
European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040,
Fax: (+31-70) 340-3016

Authorized officer

Lorenzo Barreiro, M

INTERNATIONAL SEARCH REPORT

International application No
PCT/US2015/059697

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 2010/117699 A1 (WU CHI-HAO [TW] ET AL) 13 May 2010 (2010-05-13) abstract figures 2-8 paragraph [0008] - paragraph [0035] -----	9-18
Y	US 2013/100715 A1 (LIN YUAN [CN] ET AL) 25 April 2013 (2013-04-25) figures 2,6,7 paragraph [0002] - paragraph [0009] paragraph [0057] - paragraph [0067] -----	9-18

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No PCT/US2015/059697

Patent document cited in search report	Publication date	Patent family member(s)			Publication date
US 2011110126	A1 12-05-2011	US 2011110126 A1			12-05-2011
		US 2013106379 A1			02-05-2013
EP 2259418	A1 08-12-2010	CN 101908824 A			08-12-2010
		CN 103475228 A			25-12-2013
		EP 2259418 A1			08-12-2010
		EP 2538536 A2			26-12-2012
		JP 5693877 B2			01-04-2015
		JP 2010284071 A			16-12-2010
		US 2010301821 A1			02-12-2010
		US 2012146607 A1			14-06-2012
		US 2013051087 A1			28-02-2013
		US 2014211516 A1			31-07-2014
EP 2779402	A2 17-09-2014	CN 104052289 A			17-09-2014
		EP 2779402 A2			17-09-2014
		JP 2014180199 A			25-09-2014
		US 2014268922 A1			18-09-2014
US 2010117699	A1 13-05-2010	NONE			
US 2013100715	A1 25-04-2013	CN 103078489 A			01-05-2013
		TW 201318324 A			01-05-2013
		US 2013100715 A1			25-04-2013