

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
1 November 2007 (01.11.2007)

PCT

(10) International Publication Number  
**WO 2007/122567 A1**

(51) International Patent Classification:

*H01L 21/28* (2006.01)    *H01L 29/792* (2006.01)  
*H01L 21/336* (2006.01)    *H01L 29/423* (2006.01)

(21) International Application Number:

PCT/IB2007/051417

(22) International Filing Date: 19 April 2007 (19.04.2007)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:

06113147.0                      26 April 2006 (26.04.2006)    EP

(71) Applicant (for all designated States except US): **KONINKLIJKE PHILIPS ELECTRONICS N.V.** [NL/NL];  
Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **AKIL, Nader** [LB/BE]; c/o NXP Semiconductors, IP Department, HTC 60 1.31 Prof Holstlaan 4, NL-5656 AG Eindhoven (NL).

**AGARWAL, Prabhat** [DE/BE]; c/o NXP Semiconductors, IP Department, HTC 60 1.31 Prof Holstlaan 4, NL-5656 AG Eindhoven (NL). **VAN SCHAIJK, Robertus, T., F.** [NL/NL]; c/o NXP Semiconductors, IP Department, HTC 60 1.31 Prof Holstlaan 4, NL-5656 AG Eindhoven (NL).


(74) Agent: **PENNINGS, Johannes, F., M.**; c/o NXP Semiconductors, IP Department, HTC 60 1.31 Prof Holstlaan 4, NL-5656 AG Eindhoven, (NL).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH,

[Continued on next page]

(54) Title: NON-VOLATILE MEMORY DEVICE



(57) Abstract: A finFET-based non-volatile memory device on a semiconductor substrate includes source and drain regions, a fin body, a charge trapping stack and a gate. The fin body extends between the source and the drain region as a connection. The charge trapping stack covers a portion of the fin body and the gate covers the charge trapping stack at the location of the fin body. The fin body has a corner-free shape for at least 3/4th of the circumference of the fin body which lacks distinct crystal faces and transition zones in between the crystal faces.

WO 2007/122567 A1



GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, MT, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

**Published:**

— with international search report

— before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

## NON-VOLATILE MEMORY DEVICE

## FIELD OF THE INVENTION

The present invention relates to a device for non-volatile memory applications. Also, the present invention relates to a method for manufacturing such a device. Moreover, the present invention relates to a memory array comprising such a device for non-volatile  
5 memory applications, and also to a semiconductor device comprising such a device for non-volatile memory applications.

## BACKGROUND OF THE INVENTION

Charge trapping non-volatile memory devices (NVM devices) such as SONOS  
10 (silicon dioxide - silicon nitride - silicon dioxide – silicon) and SHINOS (silicon – high K – silicon nitride – silicon dioxide - silicon) memory devices are considered suitable candidates to enable flash memory devices in CMOS generation devices of the 45 nm node and smaller. SONOS and SHINOS memory devices exhibit relatively reduced program and erase voltages. Moreover, these devices are relatively easy to integrate with CMOS logic in case of  
15 embedded NVM devices.

Planar NVM devices, typically based on MOSFET devices, are hardly scaleable beyond the 45 nm node due to short channel effects. As known in the art, an improvement of device characteristics can be obtained by application of a finFET structure.

In a finFET, on top of an insulating layer a (relatively narrow) silicon line (a  
20 fin) is created between a source region and a drain region to serve as a channel. Next a line-shaped control gate is created which crosses the fin. Separated by a thin gate oxide film from the fin, the control gate surrounds (in cross-section) both the sidewalls and the top of the fin, which allows a relatively large field effect by the gate on the fin channel.

A finFET-based NVM device could comprise either a charge trapping stack  
25 such as for example either an ONO layer stack (silicon oxide – silicon nitride – silicon oxide) or a charge trapping layer stack of a high K material, a layer of silicon nitride and a layer of silicon dioxide. In such a charge trapping stack the silicon nitride layer is arranged for controllably holding electric charge.

Typically, the charge trapping stack could cover both the side walls and the top of the silicon fin.

The quality of SONOS non-volatile memory and generally, non-volatile memory based on charge trapping stacks is sensitive to the thickness of the bottom oxide layer adjacent to the channel region. The bottom oxide is usually a grown oxide which may have a superior quality over oxide layers that are formed by deposition. Typically, grown oxide has a lower density of defects, for example, pin holes.

Nevertheless, a small variation of the oxide thickness affects the tunneling of electrons through the bottom oxide significantly. The tunneling current of various tunneling mechanisms (*e.g.* direct tunneling, Fowler-Nordheim, modified Fowler-Nordheim) is known to exhibit an exponential dependency on the thickness of the bottom oxide. A small variation in the bottom oxide results in a significant variation of the charge injected into the nitride layer and hence in a variation of the threshold voltage (for programming or erasing).

Since charge can be localized in a nitride layer, a variation of bottom oxide thickness within a non-volatile memory cell can lead to local variations of trapped charge and to local variations of threshold voltage. When the bottom oxide thickness is not uniform over the channel region, this may result in a partly programmed cell area with a higher threshold voltage and a remaining (not programmed) cell area with a lower threshold voltage.

Clearly, this has undesirable effects on the characteristics of a finFET SONOS memory device, where the bottom oxide is grown after the formation of the fin and the fin has a number of crystal faces with edges (transition zones) that have different crystallographic orientations. This results in a programmed channel region with locally different threshold voltages; it may degrade the sub-threshold characteristics of a programmed non-volatile memory device, and makes the (electronic) programming window subject to significant variations.

## SUMMARY OF THE INVENTION

It is an object of the present invention to provide a finFET non-volatile memory device in which variations of the electronic characteristics are reduced.

The object is achieved by a finFET-based non-volatile memory device as defined in claim 1.

Advantageously, as a result of the shape of the fin, a corner-free shape, virtually no distinct crystal surface layers on the fin are present. Basically, as a result of the adapted geometry, no discontinuous structures such as edges or transition zones between

crystallographic planes occur. Thus, due to the absence of these transitional regions, any dependency of the growth rate of the bottom oxide on crystallographic orientation has been removed. The growth rate of the bottom oxide is therefore substantially uniform over the surface of the fin. As a consequence, the bottom oxide may exhibit less variation of its thickness (if any) and a charge trapping stack may therefore have more uniform tunneling characteristics.

In one aspect of the invention, the fin body is arranged on a silicon dioxide layer, and a surface of the silicon dioxide layer adjacent to the fin body is recessed to a recess level. Accordingly, by recessing the surface adjacent to the fin, a more complete coverage of the fin body by the charge trapping layer can be achieved.

In a further aspect of the invention, the recess level is either equal to or larger than the thickness of the charge trapping layer and the top insulator layer. Advantageously, the programming capability of the non-volatile memory device is improved, due to the fact that the gate can fully cover the charge trapping stack around the fin body.

The present invention also relates to a method for manufacturing a finFET non-volatile memory device as defined in claim 7.

In one aspect of the invention, the shaping of the fin body comprises annealing in hydrogen ambient at an elevated temperature between about 850 and about 1000 °C. The annealing process advantageously achieves a reconstruction of the surface, yielding the corner-free shape of the fin body: the reconstructed (adapted) shape of the fin lacks distinct crystal faces and transition zones in between these crystal faces.

In a further aspect of the invention, the method provides an etching that is extended to a level where the insulating layer under the fin body is completely removed. Advantageously, a free-hanging fin body is obtained which can be fully encapsulated by the charge trapping stack material providing a maximal coverage. In this embodiment the charge trapping stack can be fully encapsulated by a control gate, consequently a substantially maximum coupling between control gate and charge trapping stack can be obtained.

Accordingly, a finFET non-volatile memory device is provided in which the fin body is free-standing.

Advantageously, this embodiment provides a maximal coverage of the channel region by the charge trapping stack.

Also, this embodiment allows to create a maximal coupling between the charge trapping stack and the gate, since the gate surrounds the charge trapping stack.

The present invention also relates to a memory array comprising at least one finFET non-volatile memory device as described above.

Furthermore, the present invention relates to a semiconductor device which comprises at least one finFET non-volatile memory device as described above.

5

#### BRIEF DESCRIPTION OF DRAWINGS

Embodiments of the invention will now be described, by way of example only, with reference to the accompanying schematic drawings in which corresponding reference symbols indicate corresponding parts, and in which:

10 Fig. 1 shows a perspective layout of a finFET-based non-volatile memory device;

Fig. 2 shows a cross-sectional view of a prior art gate portion of the finFET-based non-volatile memory device of Fig. 1; In Fig. 2 gate 5 is not a continuous line in direction A-A', as it will be in case of a memory (the word line). This is also the case for  
15 Figs. 1, 5, 6, 7.

Fig. 3 shows a cross-sectional view of a gate portion of a finFET-based non-volatile memory device in accordance with the present invention, after a first manufacturing step;

20 Fig. 4 shows a cross-sectional view of the finFET-based non-volatile memory device of Fig. 3, after a next manufacturing step;

Fig. 5 shows a cross-sectional view of the finFET-based non-volatile memory device of Fig. 4, after a further manufacturing step;

Fig. 6 shows a cross-sectional view of the finFET-based non-volatile memory device of Fig. 5 in an enhanced embodiment;

25 Fig. 7 shows a cross-sectional view of a second embodiment of the finFET-based non-volatile memory device;

Fig. 8 shows a second cross-sectional view of the finFET-based non-volatile memory device according to the second embodiment;

30 Fig. 9 shows a third cross-sectional view of the finFET-based non-volatile memory device according to the second embodiment;

Fig. 10 shows a cross-sectional view of a third embodiment of the finFET-based non-volatile memory device;

Fig. 11 shows a second cross-sectional view of the finFET-based non-volatile memory device according to the third embodiment;

Fig. 12 shows a third cross-sectional view of the finFET-based non-volatile memory device according to the third embodiment;

Figs. 13a, 13b, 13c show the finFET-based non-volatile memory device according to the third embodiment after a first manufacturing step;

5 Figs. 14a, 14b, 14c show the finFET-based non-volatile memory device according to the third embodiment after a next manufacturing step;

Figs. 15a, 15b, 15c show the finFET-based non-volatile memory device according to the third embodiment after a subsequent manufacturing step;

10 Figs. 16a, 16b, 16c show the finFET-based non-volatile memory device according to the third embodiment after a further manufacturing step;

Figs. 17a, 17b, 17c show the finFET-based non-volatile memory device according to the third embodiment after yet a further manufacturing step;

15 Figs. 18a, 18b, 18c show the finFET-based non-volatile memory device according to the third embodiment after a further subsequent processing step in the first, second and third cross-sectional view, respectively.

## DESCRIPTION OF EMBODIMENTS

Fig. 1 shows a perspective layout of an embodiment of a finFET-based non-volatile memory device.

20 A finFET structure F is located in a monocrystalline silicon layer 1 on an insulating layer 2, for example a silicon dioxide layer or a BOX (buried oxide) layer of a SOI wafer (SOI: silicon on insulator).

The finFET structure F comprises source and drain regions 3, S, D and a (relatively narrow) line or fin 4 which is located between the source and drain regions and connects them. Source, drain and fin regions 3, S, D, 4 consist of silicon semiconductor material. The fin region 4 has a substantially rectangular cross-section with sidewall portions and a top portion.

25 A gate 5 is positioned on the insulating layer 2 between the source and drain regions 3 and extends over the fin 4 in the Y direction, substantially perpendicular to the length direction X of the fin 4. The gate 5 is separated from the fin 4 by a charge trapping stack (not shown) which can act as a memory element.

30 The gate 5 can be created by a deposition process in which a suitable mask is defined by lithography.

The gate material can be any suitable material such as doped poly-silicon or a metal.

A first cross-section is defined by line A-A, which is perpendicular to the linear direction X of the fin 4 (perpendicular to the first direction) and crosses the area of the charge trapping stack below the gate 5. A second cross-section is defined by line B-B, which is perpendicular to the linear direction X of the fin 4 and crosses the area of one source/drain region S.

A third cross-section is defined by line C-C which is parallel to the linear direction X of the fin 4 and extends across the area of one source/drain region S, the fin 4 and the other source/drain region D.

Typically, the length of the fin 4 under the gate 5 is between 30 and 50 nm, the width of the fin 4 is typically equal to or less than its length.

In this example the gate 5 is shown as a thin-layer line-shaped object, but it may be plate-shaped, depending on its height (direction Z) in comparison to the height of the fin 4. The gate is not a continuous line in the direction along line A-A. It is merely arranged to function in combination with a single fin 4.

Fig. 2 shows a cross-sectional view of a prior art gate portion of the finFET-based non-volatile memory device of Fig. 1 at the location of the gate.

The fin 4 is covered by the charge trapping stack comprising a bottom oxide layer 6, a charge holding silicon nitride layer 7 and a top insulating layer 8.

The charge trapping stack 6, 7, 8 is covered by the gate layer 5.

Typically, the first or bottom oxide layer 6 is grown on the surface of the fin 4, by an oxidation process. The silicon nitride layer 7 and the top insulating layer are deposited in subsequent steps.

The fin 4 has a substantially rectangular cross-section with relatively sharp edges and corners. Typically for a silicon fin, the top surface will be crystal faces which have a {100} orientation and the side wall surfaces which have a {110} orientation, whereas the corners of the fin (which extend as edges in the longitudinal direction of the fin 4) are substantially undefined as transitions between two adjacent crystal faces.

Due to a growth rate dependency of the bottom oxide layer 6 on the crystallographic orientation of the silicon surface of the fin, when a bottom oxide layer is grown on the fin, a different oxide thickness will be grown on the top and side-wall surfaces and hence a variation of the thickness of the bottom oxide layer 6 will occur on the corners of the fin 4.



As described above, a variation of the thickness of the bottom oxide layer may result in local variation of the tunneling probability and of charge injected into the nitride layer and hence in a variation of the threshold voltage (for programming or erasing).

5 Fig. 3 shows a cross-sectional view of a gate portion of a finFET-based non-volatile memory device in accordance with the present invention, after a first manufacturing step.

A fin 4 is created on an SOI (semiconductor-on-insulator) wafer. In a similar way to the prior art, a substantially rectangular fin 4 is formed on the buried oxide 2 of the SOI wafer.

10 The height of the rectangular fin 4 may be between about 50 and about 100 nm. The width of the rectangular fin 4 is between about 10 nm and 30 nm.

It is noted that due to an overetching the buried oxide 2 may be recessed with respect to the fin 4 (the recess level is indicated by arrow d).

15 Fig. 4 shows a cross-sectional view of the finFET-based non-volatile memory device according to the present invention, after a next manufacturing step.

To overcome the adverse effects of variations of the bottom oxide thickness, the present invention provides a fin body 9 of which the shape is corner-free, that is, the shape is adapted in such a way that at least at the fin body 9 distinct crystal faces (appearing as surface layers) and transition zones in between them are virtually lacking.

20 Due to a reconstruction of the surface, the adapted shape of the fin lacks distinct crystal faces and transition zones in between these crystal faces.

Basically, such an adapted shape has a rounded geometry, in which no discontinuities such as edges and corners between crystallographic planes occur.

25 In the cross-section perpendicular to the linear direction X of the fin 4, the rounded fin body 9 may have a substantially circular or elliptical shape.

Reconstructing the surface of the block-shaped or rectangular fin 4 into the adapted fin body 9 (i.e. rounding off the corners and edges of the fin 4 to form the rounded fin body 9) can be carried out by an annealing step in hydrogen ambient at elevated temperature (of about 850 – 1000 °C). For example, the gas ambient may be 100 % hydrogen or may be a mixture of hydrogen with an inert carrier gas such as nitrogen or argon. A  
30 pressure between 5 and 500 torr (667 – 66700 Pa) may be used. Annealing time may be between 10 and 600 s.

During the annealing process the silicon atoms of the rectangular fin 4 are redistributed to form the rounded shape of the fin body 9.

In practice, the corner-free shape extends for at least about 2/3 of the circumference of the fin body, depending on the size of the rectangular fin 4. (For a fin 4 with square cross-section, the corner-free shape extends for about 3/4th of the circumference.)

It is noted that the annealing steps can be done without masking, so also source and drain areas will be rounded. Since the source/drain regions have a thickness substantially equal or comparable to the height of the fin, the radius of the rounding of the source/drain regions will be similar to that of the fin. However, as the source/drain regions have a larger horizontal width than the fin, the main area of the source and drain regions remain flat. The rounding does not affect whatsoever the provision of contacts to these source/drain regions.

Fig. 5 shows a cross-sectional view of the finFET-based non-volatile memory device 10 according to the present invention, after a further manufacturing step.

In a next step, a bottom oxide 6 is grown on the fin body 9. Due to the absence of discontinuous regions, such as edges and corners, any dependency on the growth rate of the bottom oxide 6 as a function of crystallographic orientation of the fin body 9 has been removed. The growth rate of the bottom oxide 6 is therefore substantially uniform over the surface of the fin body 9. In consequence, the bottom oxide may exhibit less variation of its thickness (if any).

Next, the charge holding layer 7 (typically silicon nitride) and the top insulating layer 8 are deposited over the rounded fin body 9.

The top insulating layer 8 may either be a silicon dioxide layer or layer of high-K material.

Thus, the charge trapping stack 6, 7, 8 comprises a bottom oxide layer 6, a charge holding silicon nitride layer 7 and a top insulator layer 8, the top insulator layer being at least one of a silicon dioxide layer and a high-K material layer.

A high-K material may comprise Hafnium-oxide  $\text{HfO}_2$ , Hafnium-silicate  $\text{Hf}_x\text{Si}_{1-x}\text{O}_2$  ( $0 \leq x \leq 1$ ), Hafnium-silicate-nitride  $\text{HfSiON}$ , Aluminum-oxide  $\text{Al}_2\text{O}_3$  or Zirconium-oxide  $\text{ZrO}_2$  material.

Moreover, the silicon nitride layer may be replaced by a high-K trapping material, e.g. a layer of silicon nano-crystals or a suitable high-K material layer.

Optionally, instead of the bottom oxide a different bottom insulating layer may be used such as a deposited layer like  $\text{Hf}_x\text{Si}_{1-x}\text{O}_2$  with high silicon content.

The first or bottom oxide 6 has a thickness of about 2 nm. The silicon nitride layer 7 has a thickness of about 6 nm and a second or top insulating layer 8 has a thickness of

about 8 nm. Subsequently, a gate 5 is formed on top of the charge trapping stack 6, 7, 8. The gate 5 typically comprises a poly-Si layer and is typically arranged to enclose the charge trapping stack 6, 7, 8.

The width of the gate (in the direction X) is about equal to the channel length.

5 The thickness of the gate layer 5 is between about 10 and about 100 nm.

Fig. 6 shows a cross-sectional view of the finFET-based non-volatile memory device according to the present invention, in an enhanced embodiment.

10 It is noted that the finFET-based non-volatile memory device 10 as shown in Fig. 5 may show a sub-optimal programming capability due to the fact that the gate 5 does not sufficiently cover the charge trapping stack 6, 7, 8 near the surface of the buried oxide layer 2. Programming at this location near the surface of the buried oxide layer 2 may be effected by a fringing electric field, which can cause a localized relatively lower threshold voltage. As a result, leakage may occur at this location.

15 To overcome such a leakage, the finFET-based non-volatile memory device 10 is modified in that the recess level d is extended by extending the overetching during the formation of the rectangular fin 4.

Alternatively, after formation of the rectangular fin 4, an additional dry etching process can be carried out to etch the buried oxide 2 in order to extend the recess level d.

20 As appreciated by the skilled person, overetching may be limited depending on the anisotropy and/or the selectivity of the etching process.

By extending the recess level d to a height of substantially the thickness of the silicon nitride layer 7 and the second or top oxide layer 8 or more (say about 12 nm or more), the gate 5 can enclose the rounded fin body 9 and the charge trapping stack 6, 7, 8 more completely. Advantageously, the programming capability is improved due to the fact that the gate 5 fully covers the charge trapping stack 6, 7, 8 around the fin body 9.

Fig. 7 shows a cross-sectional view of a second embodiment of the finFET-based non-volatile memory device according to the present invention.

30 In Fig. 7 entities having the same reference number refer to identical entities as shown in the preceding Figures.

The cross-section of Fig. 7 is taken along a same line as line A-A, across the gate portion of the finFET-based memory device.

In this second embodiment, the finFET-based memory device is arranged on a monocrystalline surface layer of an SOI substrate.

The rounded fin body 9 is free-standing. That is, the circumference of the rounded fin body is not in direct contact with the insulator layer 2. Thus, the rounded fin body 9 can be completely surrounded by the charge trapping stack 6, 7, 8. The full circumference of the rounded fin body 9 is encompassed by the charge trapping stack 6, 7, 8.

5 The charge trapping stack 6, 7, 8, itself is encompassed by the gate 5.

It is noted that the free hanging fin shown in Fig. 7 can be obtained by largely following the method as discussed above with regard to the first embodiment. Then, when the recess level  $d$  is extended (see Fig. 6), the etching is continued to a level where the silicon dioxide under the silicon fin is completely removed, allowing the fin to be free-hanging.

10 This extended etching process can be achieved by combining a first step of anisotropic dry etching to partly recess the oxide adjacent to the fin with a second step of isotropic dry etching, which removes the oxide below the fin. Alternatively, the second step may be a wet oxide etching process (*e.g.* with a HF solution).

To prevent release of the free hanging Si fin from the substrate, a same  
15 construction may be used as is explained below with regard to a finFET-based non-volatile memory device according to a third embodiment.

According to the first and second embodiments the finFET-based non-volatile memory device is formed on an SOI wafer, while in a third embodiment the finFET-based memory device is formed on a monocrystalline silicon substrate with a buried SiGe layer.  
20 Moreover, in accordance with the third embodiment, the fin is free-hanging as shown in Fig. 7. The method of forming the finFET-based non-volatile memory device according to the third embodiment will be illustrated below.

Fig. 8 shows a second cross-sectional view of the finFET-based non-volatile memory device according to the second embodiment.

25 The cross-section of Fig. 8 is taken along a same line as line B-B, across the source/drain region 3, S, D of the finFET-based memory device.

The source/drain regions 3, S, D are formed in the monocrystalline silicon surface layer of the SOI substrate, which regions are block-shaped and relatively wider ( $W_2 > W$ ) than the width of the rounded fin body 9 at the location of the gate 5.

30 Below the source/drain regions 3, S, D, the insulating layer 2 shows a recessed portion 2a. The recessed portion 2a is created due to the (partial) isotropy of the extended etching process as discussed with reference to Fig. 7.

Fig. 9 shows a third cross-sectional view of the finFET-based non-volatile memory device according to the second embodiment.

The cross-section of Fig. 9 is taken along a same line as line C-C, extending from one source/drain region S to the other source/drain region D.

The rounded fin body 9 connects the source/drain regions S, D with each other. Outside the region where the gate 5 and the charge trapping stack 6, 7, 8 are located, the rounded fin body 9 is separated from the surface of the insulating layer 2 by gap regions 24.

Fig. 10 shows a cross-sectional view of a third embodiment of the finFET-based non-volatile memory device according to the present invention.

In Fig. 10 entities with the same reference number refer to identical entities as shown in the preceding Figures.

The cross-section of Fig. 10 is taken along a same line as line A-A, across the gate portion of the finFET-based memory device.

In this third embodiment, the finFET-based memory device is arranged on a monocrystalline surface layer of a semiconductor substrate 20.

The rounded fin body 9 is free-standing. That is, the circumference of the rounded fin body is not in direct contact with the substrate 20. Thus, the rounded fin body 9 can be completely surrounded by the charge trapping stack 6, 7, 8. The full circumference of the rounded fin body 9 is encompassed by the charge trapping stack 6, 7, 8. The charge trapping stack 6, 7, 8, itself is encompassed by the gate 5.

Between the gate 5 and the substrate 20, a second charge trapping stack 6, 7, 8 is present. In the silicon surface layer of the substrate 20, a block-shaped channel region 21 is defined.

The channel region 21 is arranged in between isolation regions 22.

The rounded fin body 9 and the block-shaped channel region 21 have substantially the same width W.

Fig. 11 shows a second cross-sectional view of the finFET-based non-volatile memory device according to the third embodiment.

The cross-section of Fig. 11 is taken along a same line as line B-B, across the source/drain region 3, S, D of the finFET-based memory device.

On the monocrystalline silicon surface layer of the semiconductor substrate 20, which is block-shaped and relatively wider ( $W_2 > W$ ) than the channel region 21 at the location of the gate 5 and the charge trapping stack 6, 7, 8 (cross-section A-A), residual epitaxial SiGe layers 23 are located (SiGe: silicon-germanium) in the source/drain regions 3, S, D.

The epitaxial SiGe layer 23 may have a thickness of about 50 nm.

The source/drain regions 3 are located on top of the residual epitaxial SiGe layers 23. The source/drain regions 3 are epitaxial with respect to the residual epitaxial SiGe layers 23 and the monocrystalline silicon surface layer of the semiconductor substrate 20.

5 At the cross-section B-B, the width W2 of the epitaxial source/drain region 3 is substantially larger than the width of the rounded fin body 4 at the location of the cross-section A-A.

Fig. 12 shows a third cross-sectional view of the finFET-based non-volatile memory device according to the third embodiment.

10 The cross-section of Fig. 9 is taken along a same line as line C-C, extending from one source/drain region S to the other source/drain region D.

The rounded fin body 9 connects the source/drain regions S, D with each other. Outside the region where the gate 5 and the charge trapping stack 6, 7, 8 are located, the rounded fin body 9 is separated from the surface layer of the substrate 20 by gap regions  
15 24.

Below, a manufacturing process associated with this third embodiment is illustrated in more detail.

In the remaining Figs. 13a, 13b, 13c – 17a, 17b, 17c, all Figures denoted by a reference character 'a' relate to the first cross-section A-A, all Figures denoted by a reference  
20 character 'b' relate to the second cross-section B-B and all Figures denoted by a reference character 'c' relate to the third cross-section C-C.

In the second embodiment, the substrate 20 is typically a monocrystalline silicon wafer on which an epitaxial Si-Ge layer 23 is deposited. An epitaxial Si layer 25, which is covered by a capping layer 26 is formed on top of the SiGe layer 23. The capping  
25 layer 26 is typically a silicon nitride layer.

The capping layer 26 may typically have a thickness of about 20-30 nm to about 100 nm.

Figs. 13a, 13b, 13c show the finFET-based non-volatile memory device according to the third embodiment after a first manufacturing step.

30 A mask (not shown) is provided so as to define a fin-shaped structure having a width W. The fin-shaped structure comprises the silicon surface layer 21, the epitaxial SiGe layer 23, the epitaxial silicon layer 25 and the capping layer 26.

Subsequently, the fin-shaped structure is created by etching recesses R flanking the fin-shaped structure. The recesses R extend into the semiconductor substrate 20 below the silicon surface layer 21.

5 Figs. 14a, 14b, 14c show the finFET-based non-volatile memory device according to the third embodiment after a next manufacturing step.

In this processing step, silicon dioxide is deposited on the semiconductor substrate 20 to fill the recesses R as field oxide 27. Next, a chemical-mechanical polishing (CMP) step is carried out to level the silicon dioxide with the capping layer 26 that acts as stopping layer for the CMP step.

10 Figs. 15a, 15b, 15c show the finFET-based non-volatile memory device according to the third embodiment after a subsequent manufacturing step.

In this manufacturing step, an etch-back of the field oxide 27 is carried out. The amount of silicon dioxide that is removed by the etch-back is such that the surface level of an etched field oxide 22 is below the level of the silicon surface layer 21. Subsequently,  
15 the capping layer 26 is removed by a selective etch.

Next, the epitaxial Si-Ge layer 23 is removed by a highly selective etching process. The etching process may be a dry etching process or a wet etching process.

The etching process is to be controlled so as to avoid overetching. The etching should only remove the epitaxial SiGe layer over an etch distance substantially equal to the  
20 width W of the fin-shaped structure defined earlier. By this process the epitaxial SiGe layer 23 below the epitaxial Si layer 25 acts as a sacrificial layer and is completely removed as shown in the cross-section A-A of Fig. 15a. At this stage, the beam-shaped epitaxial Si layer 25 in this cross-section is free-standing. The beam-shaped epitaxial Si layer 25 is separated from the silicon surface layer 21 by a gap region 24.

25 The control of the etching process is arranged to ensure that residual epitaxial SiGe layers 23 remain in the source/drain regions 3, S, D.

As shown in cross-section B-B of Fig. 15b, controlling the etching of the epitaxial Si-Ge layer 23 in this processing step allows that a residual epitaxial SiGe layer 23 remains below the epitaxial Si layer 3 in the source/drain region, since the width W2 of the  
30 source/drain region is larger than the width W of the epitaxial Si layer 25 at the location of cross-section A-A as described above.

Also, as shown in cross-section C-C of Fig. 15c, a residual epitaxial SiGe layer 23 remains below the epitaxial Si layer in the source/drain regions 3, since the width of

the source/drain region 3 is larger than the width  $W$  of the epitaxial Si layer 25 at the location of cross-section A-A as described above.

It is noted that typically, a dry etching process for removal of SiGe comprises a fluorine-based chemistry.

5 Figs. 16a, 16b, 16c show the finFET-based non-volatile memory device according to the third embodiment after a further manufacturing step.

In this manufacturing step, the free standing beam-shaped epitaxial Si layer 25 is rounded by means of an annealing step in hydrogen ambient at elevated temperature (of about 850 – 1000 °C). During this annealing process the silicon atoms of the free standing  
10 beam-shaped epitaxial Si layer 25 redistribute themselves to form the rounded shape of the fin body 9. In principle also the edges of the silicon S/D areas in Fig. 13 b are rounded.

After the annealing step to provide the rounded fin body 9, the charge trapping stack 6, 7, 8 is formed by subsequently growing a first or bottom oxide 6, then depositing a silicon nitride layer 7 and finally depositing a second or top oxide layer 8.

15 The first or bottom oxide layer 6 is grown thermally. The silicon nitride layer 7 and the second oxide layer 8 are formed by means of a respective chemical vapor deposition process.

It is noted that a second charge trapping stack is formed on the silicon surface layer 21 below the rounded fin body. Also, the surface of the epitaxial Si layer 25 at the  
20 location of the source/drain regions 3, is covered by the charge trapping stack 6, 7, 8.

Likewise, the surfaces of the residual epitaxial SiGe layer 23 that were exposed during the formation of the charge trapping stack 6, 7, 8, are covered by the charge trapping stack 6, 7, 8.

25 Figs. 17a, 17b, 17c show the finFET-based non-volatile memory device according to the third embodiment after yet a further manufacturing step.

In this manufacturing step, a polysilicon layer 5 is deposited by chemical vapor deposition (CVD).

It is observed that chemical vapor deposition allows a conformal growth of the poly-Si layer 5. Filing of horizontal gaps such as gap regions 24 is achievable by CVD of  
30 poly-Si.

Figs. 18a, 18b, 18c show the finFET-based non-volatile memory device after a further subsequent processing step in the first, second and third cross-sectional view, respectively.



A mask M1 is provided in the gate region to cover the polysilicon layer 5 at this location. Next, an etching process is applied to pattern the poly-Si layer 5 in such a way that the poly-Si layer 5 in the gate region remains intact. At the source and drain regions 3, S, D the poly Si layer 5 is removed by means of the etching process. Note that at the source/drain regions also the ONO stack 8 is removed by the poly-Si etching process.

It is further noted that in the space between the rounded fin body 9 and the monocrystalline silicon surface layer 21, *i.e.*, outside the gate region as defined by the mask M1, the poly-Si layer 5 and the charge trapping stack 6, 7, 8 are removed from the gap regions 24.

After etching of the poly-Si layer, the (remainder of the) mask M1 may be removed.

The second and third embodiments provide a free-hanging rounded fin body which is covered by an ONO stack 6, 7, 8 with virtually uniform thickness and a virtually optimal coupling of the ONO stack and the rounded fin body 9.

Advantageously, the method to form the second embodiment is a relatively simple process of having a completely covered fin, simpler than the method of the third embodiment applied to a sacrificial SiGe layer 23.

By contrast, the third method may have the advantageous substrates with a buried SiGe layer which have lower cost than the SOI substrates that are used in the second embodiment.

Further, as known to persons skilled in the art, for each of the first, second and third embodiments, some additional processing steps can be carried out. The electronic properties of the source/drain regions 3 can be tuned by changing the dopant level of these regions by means of an implantation process. During back-end processing, a passivation layer may be deposited to cover the finFET structure; contacts to source/drain regions 3 and to the gate 5 may be created, and interconnect wiring may be provided by some metallization process(es).

It will be apparent to persons skilled in the art that other embodiments of the invention can be conceived and reduced to practice without departing from the true spirit of the invention, the scope of the invention being limited only by the appended claims as finally granted. The description is not intended to limit the invention.

## CLAIMS:

1. A finFET-based non-volatile memory device on a semiconductor substrate comprising source and drain regions (3, S, D), a fin body (4), a charge trapping stack (6, 7, 8) and a gate (5); the fin body extending between the source region and the drain region, the fin connecting the source region and the drain region; the charge trapping stack being arranged  
5 to cover at least a portion of the fin body; the gate being arranged to cover the charge trapping stack at the location of the fin body, and the fin body (9) having a corner-free shape.
2. A finFET-based non-volatile memory device according to claim 1, wherein the corner-free shape of the fin body (9) is a rounded shape.  
10
3. A finFET-based non-volatile memory device according to claim 1 or 2, wherein the fin body (9) has at least a circular shape of an elliptical shape.
4. A finFET-based non-volatile memory device according to claim 1, wherein the  
15 fin body (9) is arranged on a silicon dioxide layer (2), and a surface of the silicon dioxide layer (2) adjacent to the fin body (9) is recessed to a recess level (d).
5. A finFET-based non-volatile memory device according to claim 4, wherein the recess level (d) is either equal to, or larger than, the thickness of the charge trapping layer (7)  
20 and the top insulator layer (8).
6. A finFET-based non-volatile memory device according to claim 1, wherein the fin body (9) is free-standing.
- 25 7. A method for manufacturing a finFET-based non-volatile memory device on a semiconductor substrate comprising source and drain regions (3, S, D), a fin body (4), a charge trapping stack (6, 7, 8) and a gate (5); the fin body extending between the source region and the drain region, the fin connecting the source region and the drain region; the charge trapping stack being arranged to cover at least a portion of the fin body; the gate being

arranged to cover the charge trapping stack at the location of the fin body, the method comprising:

- shaping the fin body in such a way that the fin body (9) has a corner-free shape.

5

8. A method for manufacturing a finFET-based non-volatile memory device according to claim 7, wherein the shaping of the fin body comprises annealing in hydrogen ambient at an elevated temperature between about 850 and about 1000 °C.

10

9. A method for manufacturing a finFET-based non-volatile memory device according to claim 7, wherein the substrate (SOI) comprises an insulating layer (2), which is covered by a monocrystalline silicon layer (1); the source and drain regions (3, S, D) and the fin body (4) being arranged in the monocrystalline silicon layer (1), the insulating layer (2) adjacent to the source and drain regions and the fin body being recessed to a recess level (d).

15

10. A method for manufacturing a finFET-based non-volatile memory device according to claim 9, wherein the method comprises an etching to provide a recess level that is either equal to, or larger than, the thickness of the charge trapping layer (7) and the top insulator layer (8).

20

11. A method for manufacturing a finFET-based non-volatile memory device according to claim 10, wherein the etching is extended to a level that the insulating layer (2) under the fin body (4) is completely removed.

25

12. A method for manufacturing a finFET-based non-volatile memory device according to claim 11, wherein the etching is achieved by combining a first anisotropic dry etching for partly recessing the insulating layer under the fin body with a second isotropic oxide etching for removing the insulating layer below the fin body.

30

13. A method for manufacturing a finFET-based non-volatile memory device according to claim 7, wherein the method comprises:

- providing a gap region between a surface of the substrate and the fin body in such a way that the fin body is free-standing.

14. A method for manufacturing a finFET-based non-volatile memory device according to claim 13, wherein the substrate comprises a monocrystalline silicon wafer which is covered by an epitaxial Si-Ge layer (23), the SiGe layer (23) being covered by an epitaxial Si layer (25); the source and drain regions (3, S, D) and the fin body (4) being arranged in the epitaxial Si layer (25) and wherein the provision of the gap regions comprises the removal of the epitaxial SiGe layer below the fin body.
15. Memory array comprising at least one finFET-based non-volatile memory device in accordance with claim 1.
16. Semiconductor device comprising at least one finFET-based non-volatile memory device in accordance with claim 1.

1/8




FIG. 1




FIG. 2




FIG. 3




FIG. 4

2/8




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12






FIG. 13a




FIG. 13b




FIG. 13c




FIG. 14a




FIG. 14b




FIG. 14c

6/8




FIG. 15a




FIG. 15b




FIG. 15c




FIG. 16a




FIG. 16b




FIG. 16c




FIG. 17a




FIG. 17b




FIG. 17c

8/8




FIG. 18a




FIG. 18b




FIG. 18c

## INTERNATIONAL SEARCH REPORT

International application No

PCT/IB2007/051417

<b>A. CLASSIFICATION OF SUBJECT MATTER</b>		
INV. H01L21/28 H01L21/336 H01L29/792 H01L29/423		
According to International Patent Classification (IPC) or to both national classification and IPC		
<b>B. FIELDS SEARCHED</b>		
Minimum documentation searched (classification system followed by classification symbols) H01L		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched		
Electronic data base consulted during the international search (name of data base and, where practical, search terms used) EPO-Internal		
<b>C. DOCUMENTS CONSIDERED TO BE RELEVANT</b>		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2005/266638 A1 (CHO EUN-SUK [KR] ET AL) 1 December 2005 (2005-12-01)	1,2,6,7, 15,16
Y	paragraph [0042] - paragraph [0070]; figures 2-7B	3-5,8-14
Y	----- US 2004/166642 A1 (CHEN HAO-YU [TW] ET AL) 26 August 2004 (2004-08-26)	3-5,8-14
A	paragraph [0018] - paragraph [0033]; figures 1A-6B	1,2,6,7, 15,16
A	----- US 2005/145926 A1 (LEE JONG H [KR] LEE JONG HO [KR]) 7 July 2005 (2005-07-07)	1-16
A	paragraph [0080] - paragraph [0236]	
A	----- US 2005/029603 A1 (YU BIN [US] ET AL) 10 February 2005 (2005-02-10)	1-16
	paragraphs [0024] - [0078]; figures 1-8C	
	----- -/--	
<input checked="" type="checkbox"/> Further documents are listed in the continuation of Box C. <input checked="" type="checkbox"/> See patent family annex.		
* Special categories of cited documents :		
*A* document defining the general state of the art which is not considered to be of particular relevance *E* earlier document but published on or after the international filing date *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) *O* document referring to an oral disclosure, use, exhibition or other means *P* document published prior to the international filing date but later than the priority date claimed		*T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. *&* document member of the same patent family
Date of the actual completion of the international search  20 September 2007		Date of mailing of the international search report  27/09/2007
Name and mailing address of the ISA/ European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016		Authorized officer  Albrecht, Claus

## INTERNATIONAL SEARCH REPORT

International application No  
PCT/IB2007/051417

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	EP 1 508 926 A (HITACHI LTD [JP]) 23 February 2005 (2005-02-23) paragraph [0021] - paragraph [0032]; figures 2-22 -----	1-16
A	WO 2005/060000 A (INFINEON TECHNOLOGIES AG [DE]; KRETZ JOHANNES [DE]; KREUPL FRANZ [DE];) 30 June 2005 (2005-06-30) page 19, line 1 - page 30, line 28; figures 1-9 -----	1-16

## INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/IB2007/051417

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 2005266638	A1	01-12-2005	KR 20050113887 A	05-12-2005
US 2004166642	A1	26-08-2004	TW 222222 B US 2005121706 A1	11-10-2004 09-06-2005
US 2005145926	A1	07-07-2005	NONE	
US 2005029603	A1	10-02-2005	CN 1826696 A DE 112004001442 T5 GB 2419234 A JP 2007501524 T KR 20060054420 A WO 2005034207 A2	30-08-2006 08-06-2006 19-04-2006 25-01-2007 22-05-2006 14-04-2005
EP 1508926	A	23-02-2005	JP 2005064452 A US 2005051805 A1	10-03-2005 10-03-2005
WO 2005060000	A	30-06-2005	EP 1704595 A2 JP 2007517386 T KR 20060103455 A US 2007018218 A1	27-09-2006 28-06-2007 29-09-2006 25-01-2007