


244 Sheets-Sheet 1





ATTORNEY




Filed Dec. 26, 1957










J. L. BROWN
INDIRECT ADDRESSING IN AN ELECTRONIC
DATA PROCESSING MACHINE

IC


3,036,773


Filed Dec. 26, 1957





3,036,773

Filed Dec. 26, 1957









J. L. BROWN
INDIRECT ADDRESSING IN AN ELECTRONIC
DATA PROCESSING MACHINE

244 Sheets-Sheet 12


3,036,773


Filed Dec. 26, 1957

90.00 FIG. 6d 52.07.3 6n.06.03 54 a. 03 STG REG (1-8) --- ADDER 55a.04 TRUE ACC REG --- ADDERS 55c.04 COMP ACC REG --- ADDER 86a.09 STG REG (18-35) ADDERS 87a.08 INDEX REG --- ADDERS ADDER REG 8.05 FIG. 6c N 89a.08 STG REG(18-35) -- ADDER (P-17) 55c.03 COMP ACC REG --- ADDER 55a.03 TRUE ACC REG ---- ADDER

3,036,773

Filed Dec. 26, 1957






J. L. BROWN
INDIRECT ADDRESSING IN AN ELECTRONIC
DATA PROCESSING MACHINE

244 Sheets-Sheet 15

3,036,773

Filed Dec. 26, 1957



J. L. BROWN
INDIRECT ADDRESSING IN AN ELECTRONIC
DATA PROCESSING MACHINE


244 Sheets-Sheet 16


3,036,773

Filed Dec. 26, 1957

SF.06.32 FIG. 6k 8 b. 03.02 55c.13 COMP ACC REG --- ADDER 54a.08 STG REG (9-35) TO ADDER 86o.10 STG REG (18-35) TO ADDER 87a. 02 INDEX REG TO ADDERS 55a.12 TRUE ACC TO ADDER DRUM ADDER GATE 36a 19 CONVERT NO 36a.15 CONVERT ACC Bn.31.13 52.03.13 IC .03.31 FIG. 6 10 70.02 86.03.01 54a.07 STG REG (9 -35) TO ADDER 86a.11 STG REG (24-35) TO ADDER 55c.13 COMP ACC REG -- ADDER 87c 03 MDEX REG TO ADDERS 55a.12 TRUE ACC TO ADDER DRUM ADDER GATE 36a.20 CONVERT NO 2

Filed Dec. 26, 1957






J. L. BROWN INDIRECT ADDRESSING IN AN ELECTRONIC DATA PROCESSING MACHINE


Filed Dec. 26, 1957


244 Sheets-Sheet 19

3,036,773




Filed Dec. 26, 1957






Filed Dec. 26, 1957




J. L. BROWN INDIRECT ADDRESSING IN AN ELECTRONIC DATA PROCESSING MACHINE


3,036,773

Filed Dec. 26, 1957






Filed Dec. 26, 1957



J. L. BROWN INDIRECT ADDRESSING IN AN ELECTRONIC DATA PROCESSING MACHINE

3,036,773

Filed Dec. 26, 1957




J. L. BROWN
INDIRECT ADDRESSING IN AN ELECTRONIC
DATA PROCESSING MACHINE

244 Sheets-Sheet 27

3,036,773


Filed Dec. 26, 1957




J. L. BROWN
INDIRECT ADDRESSING IN AN ELECTRONIC
DATA PROCESSING MACHINE


3,036,773

Filed Dec. 26, 1957





Filed Dec. 26, 1957






Filed Dec. 26, 1957






Filed Dec. 26, 1957




J. L. BROWN
INDIRECT ADDRESSING IN AN ELECTRONIC
DATA PROCESSING MACHINE

3,036,773


Filed Dec. 26, 1957






3,036,773


Filed Dec. 26, 1957



3,036,773

Filed Dec. 26, 1957





Filed Dec. 26, 1957





FIG. 2mm


F1G.2a	FIG.2a FIG.2b	FIG. 2c	FIG.24	FIG. 2e	FIG.2c FIG.2d FIG.2e FIG.2f FIG.2g	FIG. 29							
FIG.2h	FIG.2h FIG.2 i	F1G.2j	FIG.2k	FIG.21	FIG.2m	F16.2n	FIG.20	FIG.2p	FIG.2) FIG.2k FIG.21 FIG.2m FIG.2n FIG.20 FIG.2q FIG.2q FIG.2r FIG.2s FIG.2t FIG.2u	FIG.2 r	FIG.28	FIG.21	F16.2u
F1G.2v	FIG.2v FIG.2w	FIG.2x	FIG.2y	FIG. 2z	FIG. 2aa	FIG.2bb	FIG.2cc	FIG.2dd	FIG.2x FIG.2y FIG.2a FIG.2bb FIG.2cc FIG.2dd FIG.2ee FIG.2ff FIG.2gg	FIG2ff	FIG.299		
FIG.2hh	FIG.21h FIG.211												
FIG2jj	FIG2jj FIG.2KK	FIG.211											




Filed Dec. 26, 1957


244 Sheets-Sheet 42


CLA TO 500 WITH BITS IN 12 & 13, TAG IN 18,19 & 20



Filed Dec. 26, 1957








3,036,773

Filed Dec. 26, 1957




May 29, 1962


J. L. BROWN
INDIRECT ADDRESSING IN AN ELECTRONIC
DATA PROCESSING MACHINE

Filed Dec. 26, 1957


244 Sheets-Sheet 47

3,036,773






Filed Dec. 26, 1957




3,036,773


Filed Dec. 26, 1957



3,036,773


Filed Dec. 26, 1957






3,036,773

Filed Dec. 26, 1957







May 29, 1962


J. L. BROWN
INDIRECT ADDRESSING IN AN ELECTRONIC
DATA PROCESSING MACHINE

3,036,773


Filed Dec. 26, 1957








Filed Dec. 26, 1957





3,036,773

Filed Dec. 26, 1957




Filed Dec. 26, 1957







Filed Dec. 26, 1957



Filed Dec. 26, 1957







May 29, 1962

J. L. BROWN
INDIRECT ADDRESSING IN AN ELECTRONIC
DATA PROCESSING MACHINE


3,036,773


Filed Dec. 26, 1957







Filed Dec. 26, 1957







Filed Dec. 26, 1957




May 29, 1962

J. L. BROWN
INDIRECT ADDRESSING IN AN ELECTRONIC
DATA PROCESSING MACHINE


244 Sheets-Sheet 71

3,036,773


Filed Dec. 26, 1957




Filed Dec. 26, 1957





Filed Dec. 26, 1957




Filed Dec. 26, 1957








Filed Dec. 26, 1957



Filed Dec. 26, 1957




May 29, 1962

J. L. BROWN
INDIRECT ADDRESSING IN AN ELECTRONIC
DATA PROCESSING MACHINE


Filed Dec. 26, 1957


244 Sheets-Sheet 79

3,036,773




Filed Dec. 26, 1957





Filed Dec. 26, 1957




3,036,773

Filed Dec. 26, 1957

244 Sheets-Sheet 83

SECONDARY OPERATION DECODER




May 29, 1962

J. L. BROWN
INDIRECT ADDRESSING IN AN ELECTRONIC
DATA PROCESSING MACHINE


244 Sheets-Sheet 84

3,036,773


Filed Dec. 26, 1957



Filed Dec. 26, 1957



Filed Dec. 26, 1957




May 29, 1962

Filed Dec. 26, 1957


J. L. BROWN
INDIRECT ADDRESSING IN AN ELECTRONIC
DATA PROCESSING MACHINE


244 Sheets-Sheet 87

3,036,773




Filed Dec. 26, 1957





Filed Dec. 26, 1957




May 29, 1962

J. L. BROWN
INDIRECT ADDRESSING IN AN ELECTRONIC
DATA PROCESSING MACHINE


Filed Dec. 26, 1957


244 Sheets-Sheet 91

3,036,773




Filed Dec. 26, 1957






J. L. BROWN
INDIRECT ADDRESSING IN AN ELECTRONIC
DATA PROCESSING MACHINE

Filed Dec. 26, 1957



Filed Dec. 26, 1957




May 29, 1962


J. L. BROWN
INDIRECT ADDRESSING IN AN ELECTRONIC
DATA PROCESSING MACHINE

Filed Dec. 26, 1957


244 Sheets-Sheet 96


3,036,773







Filed Dec. 26, 1957







Filed Dec. 26, 1957





Filed Dec. 26, 1957






May 29, 1962


J. L. BROWN
INDIRECT ADDRESSING IN AN ELECTRONIC
DATA PROCESSING MACHINE

3,036,773


Filed Dec. 26, 1957




Filed Dec. 26, 1957




Filed Dec. 26, 1957




Filed Dec. 26, 1957







Filed Dec. 26, 1957




Filed Dec. 26, 1957



Filed Dec. 26, 1957



Filed Dec. 26, 1957









FIG. 38


Filed Dec. 26, 1957







Filed Dec. 26, 1957










May 29, 1962


J. L. BROWN
INDIRECT ADDRESSING IN AN ELECTRONIC
DATA PROCESSING MACHINE


3,036,773

Filed Dec. 26, 1957




Filed Dec. 26, 1957







Filed Dec. 26, 1957




Filed Dec. 26, 1957





Filed Dec. 26, 1957



Filed Dec. 26, 1957









J. L. BROWN
INDIRECT ADDRESSING IN AN ELECTRONIC
DATA PROCESSING MACHINE 244 Sheets-Sheet 129


Filed Dec. 26, 1957


-54p02 F) S AND OR S -ADDERS AND AND AND AND AND AND AND AND STG REG-LOGICAL COMPARE ACC WITH STG INST REG SIGN MINUS (2) TEST INDS (STG) 2nd STEP 48.09 TR INDS (ACC) 2nd STEP 39.09 TEST INDS (STG) 1st STEP ERG (04) ON EXCHANGE 41.03 PLACE INDS --- ACC 1223.11 E9 TILL CT2 (2) 122e.15 ER 4 (D2) 36 a. 26 ADD FOR CONVERT 42.02 HALF INDS CNTL 37.03 EXCL OR TO ACC 1220.44 ER TIME 122a.08 ER 0 (04) 122k.04 ER 10 (02) 122d.27 A 3 (04) 122:.04 A8 (04) 122e.26 14 (02) 39.14




Filed Dec. 26, 1957








Filed Dec. 26, 1957



Filed Dec. 26, 1957





May 29, 1962


J. L. BROWN
INDIRECT ADDRESSING IN AN ELECTRONIC
DATA PROCESSING MACHINE

3,036,773

244 Sheets-Sheet 136 Filed Dec. 26, 1957









May 29, 1962

J. L. BROWN
INDIRECT ADDRESSING IN AN ELECTRONIC
DATA PROCESSING MACHINE


3,036,773


Filed Dec. 26, 1957







Filed Dec. 26, 1957











244 Sheets-Sheet 145


Filed Dec. 26, 1957




Filed Dec. 26, 1957




Filed Dec. 26, 1957




Filed Dec. 26, 1957




Filed Dec. 26, 1957




Filed Dec. 26, 1957




Filed Dec. 26, 1957




Filed Dec. 26, 1957







Filed Dec. 26, 1957



Filed Dec. 26, 1957






May 29, 1962


J. L. BROWN
INDIRECT ADDRESSING IN AN ELECTRONIC
DATA PROCESSING MACHINE

3,036,773


Filed Dec. 26, 1957




Filed Dec. 26, 1957




Filed Dec. 26, 1957



Filed Dec. 26, 1957




Filed Dec. 26, 1957



244 Sheets-Sheet 162

FLOATING POINT TALLY COUNTER




May 29, 1962

J. L. BROWN
INDIRECT ADDRESSING IN AN ELECTRONIC
DATA PROCESSING MACHINE


244 Sheets-Sheet 163


3,036,773


Filed Dec. 26, 1957



Filed Dec. 26, 1957








May 29, 1962


J. L. BROWN
INDIRECT ADDRESSING IN AN ELECTRONIC
DATA PROCESSING MACHINE

3,036,773


Filed Dec. 26, 1957




Filed Dec. 26, 1957




Filed Dec. 26, 1957



Filed Dec. 26, 1957




Filed Dec. 26, 1957




t.

3,036,773

Filed Dec. 26, 1957




Filed Dec. 26, 1957



244 Sheets-Sheet 174

INSTRUCTION REGISTER SIGN PLUS & MINUS








FIG.100





Filed Dec. 26, 1957




244 Sheets-Sheet 178

F.P. ENTRY TO SHIFT CTR. (10-17)








Filed Dec. 26, 1957




Filed Dec. 26, 1957









Filed Dec. 26, 1957



Filed Dec. 26, 1957




Filed Dec. 26, 1957



Filed Dec. 26, 1957

FIG. 112
PRIMARY DRIVE CIRCUITS




May 29, 1962


J. L. BROWN
INDIRECT ADDRESSING IN AN ELECTRONIC
DATA PROCESSING MACHINE

Filed Dec. 26, 1957


244 Sheets-Sheet 188

3,036,773





Filed Dec. 26, 1957




May 29, 1962


J. L. BROWN
INDIRECT ADDRESSING IN AN ELECTRONIC
DATA PROCESSING MACHINE

3,036,773


Filed Dec. 26, 1957



Filed Dec. 26, 1957



Filed Dec. 26, 1957




May 29, 1962


J. L. BROWN
INDIRECT ADDRESSING IN AN ELECTRONIC
DATA PROCESSING MACHINE

3,036,773,


Filed Dec. 26, 1957




Filed Dec. 26, 1957





Filed Dec. 26, 1957



Filed Dec. 26, 1957








May 29, 1962


J. L. BROWN
INDIRECT ADDRESSING IN AN ELECTRONIC
DATA PROCESSING MACHINE

244 Sheets-Sheet 200


3,036,773


Filed Dec. 26, 1957






Filed Dec. 26, 1957







Filed Dec. 26, 1957




Filed Dec. 26, 1957




Filed Dec. 26, 1957




Filed Dec. 26, 1957



Filed Dec. 26, 1957



Filed Dec. 26, 1957




May 29, 1962

J. L. BROWN
INDIRECT ADDRESSING IN AN ELECTRONIC
DATA PROCESSING MACHINE


Filed Dec. 26, 1957

244 Sheets-Sheet 210

3,036,773



Filed Dec. 26, 1957





May 29, 1962

J. L. BROWN
INDIRECT ADDRESSING IN AN ELECTRONIC
DATA PROCESSING MACHINE


3,036,773

Filed Dec. 26, 1957







Filed Dec. 26, 1957




Filed Dec. 26, 1957




Filed Dec. 26, 1957




Filed Dec. 26, 1957




Filed Dec. 26, 1957





Filed Dec. 26, 1957



Filed Dec. 26, 1957








Filed Dec. 26, 1957

244 Sheets-Sheet 221

FIG. 129a STORAGE ADDRESS REGISTER




Filed Dec. 26, 1957


244 Sheets-Sheet 222

STORAGE ADDRESS REGISTER FIG. 129b STOR ADR REG 12 1296.01 CF 1475.09 RESET STOR ADR REG & BUFFER REG STOR ADR REG 12 1296 .02 1340 05 STOR ADD REG R1 121 .08 U TIME CF 16a .02 ADR LINE 12 AND T ADR BUS 12 -129b.13 KHK 121 . 08 B TIME STOR ADR REG 13 1296.03 AND CF STOR ADR REG 13 - 1296 .04 CF AND 16a 06 ADR LINE 13 ADR BUS 13 -129b .14 KHX STOR ADR REG 14 1296 .05 AND CF STOR ADR REG 14 129b .06 CF 16a 10 ADR LINE 14 **AND** ADR BUS 14 PCF. -129b 15 N KHA STOR ADR REG 15 129b 07 AND CF STOR ADR REG 15 1296 .08 CF AND 16a 14 ADR LINE 15 ADR BUS 15 -129b 16 STOR ADR REG 16 129b.09 **PCFJ** AND CF STOR ADR REG 16 1295 10 CF AND T 16a .18 ADR LINE 16 ADR REG 16 **PCFJ** -129b.17 支子 STOR ADR REG 17 129a.11 AND CF STOR ADR REG 17 1290.12 CF AND 16a.22 ADR LINE 17 ADR BUS 17 → 129b 18 ₹₩₩

Filed Dec. 26, 1957



Filed Dec. 26, 1957



May 29, 1962


J. L. BROWN
INDIRECT ADDRESSING IN AN ELECTRONIC
DATA PROCESSING MACHINE

3,036,773

Filed Dec. 26, 1957

244 Sheets-Sheet 225

FIG. 131a



May 29, 1962


J. L. BROWN
INDIRECT ADDRESSING IN AN ELECTRONIC
DATA PROCESSING MACHINE

3,036,773

Filed Dec. 26, 1957

244 Sheets-Sheet 226


FIG. 131b



Filed Dec. 26, 1957

244 Sheets-Sheet 227

FIG. 132a




Filed Dec. 26, 1957

DATA PROCESSING MACHINE

244 Sheets-Sheet 228

3,036,773

FIG. 132b




May 29, 1962

J. L. BROWN
INDIRECT ADDRESSING IN AN ELECTRONIC
DATA PROCESSING MACHINE

Filed Dec. 26, 1957

244 Sheets-Sheet 229

3,036,773



X MATRIX SWITCH WRITE DRIVER FIG.135







FIG. 136 X MATRIX SWITCH READ DRIVER




Filed Dec. 26, 1957



Filed Dec. 26, 1957



Filed Dec. 26, 1957



Filed Dec. 26, 1957

244 Sheets-Sheet 233

Y MATRIX SWITCH WRITE DRIVER FIG. 139




FIG.140 Y MATRIX SWITCH READ DRIVER







FIG.143 DIGIT PLANE SELECT CIRCUITS



Filed Dec. 26, 1957



Filed Dec. 26, 1957




May 29, 1962


J. L. BROWN
INDIRECT ADDRESSING IN AN ELECTRONIC
DATA PROCESSING MACHINE

3,036,773


Filed Dec. 26, 1957




Filed Dec. 26, 1957




Filed Dec. 26, 1957









Filed Dec. 26, 1957




Filed Dec. 26, 1957




Filed Dec. 26, 1957




Filed Dec. 26, 1957



Filed Dec. 26, 1957



Filed Dec. 26, 1957



United States Patent Office

1

3,036,773
INDIRECT ADDRESSING IN AN ELECTRONIC DATA PROCESSING MACHINE
Joseph L. Brown, Poughkeepsie, N.Y., assignor to International Business Machines Corporation, New York, N.Y., a corporation of New York
Filed Dec. 26, 1957, Ser. No. 705,445
9 Claims. (Cl. 235—157)

This invention relates to electronic data processing ma- 10 chines of the stored program type and more particularly ton an apparatus for modifying the address portion of an instruction word.

In electronic digital data processing machines, the instruction word includes a plurality of binary bits in which some of those bits are known as the operation part of the instruction and some others of these bits are known as the address part of the instruction. The operation part of the instruction word identifies some particular operation which the computer is to perform, and the address part of the instruction identifies the location in storage of the information upon which the specified operation is to be performed. In other instances, the address part of the instruction word identifies the address in storage of another instruction. It has been customary to store a plurality of instruction words in sequential addresses in storage and data words upon which operations are performed in other storage positions. The plurality of instruction words arranged in sequence is called a program and many of the programs are arranged to run in a loop fashion with some instructions being performed over and over in the same sequence with provision for variation being made when certain conditions occur which change the iterative process.

One way an instruction in a stored program may have its address modified by some predetermined amount is by indexing which is accomplished by a set of registers called Index registers. Each indexing instruction specifies an Indexing operation and a register in addition to an address and operation, and the number stored in the Index register is automatically added to the address of the instruction producing a sum which is the actual address used. To modify Instruction addresses, the instruction must specify the particular Index register which is to take part in the modifying operation and this is accomplished by an appropriate digit in the instruction word. The instruction is then executed as if its address field had contained the address minus the contents of the specified Index register. An instruction may refer to more than one Index register with the proper designation in the tag field and the use of a multiple tag results in the logical OR sum of the contents of the specified Index register being used to modify the address. In Direct addressing, an instruction word is decoded according to the operation portion and the address portion controls necessary apparatus to bring a word from Storage which is operated upon in a fashion as determined by the operation portion of the word. In Direct addressing with Indexing operations, the Operations part of the instruction is decoded and the address part of the instruction is delivered to a register where that address part of the instruction is modified by adding to or subtracting from it the contents of a specified one of several of the Index registers. The modified address now specifies the location in Storage 65 2

from which information is taken to be manipulated in accordance with the operation part of the instruction.

Just as Index registers are addressed with a tag, indirect addressing is specified by the presence of a code in the designated position of the instruction word. With such a predetermined code designation in the instruction an effective address may be computed in the usual way by subtracting the contents of an Index register if any are selected. The Calculator then examines the word whose location is specified by this effective address and senses the tags in the address part of this word to determine whether a second effective address is to be specified. If this last word is not indirectly addressed the instruction is then executed as if its address field had contained the second effective address.

Briefly stated, in accordance with the principles of this invention an indirected addressing instruction is brought from Storage and decoded and the address part of the instruction is delivered to a register where the address part may or may not be modified by adding to or subtracting from it the contents of predetermined ones of the Index Registers. The address (modified or not) now refers to a location in Storage from which the contents are extracted. These contents may be a data word or another indirectly addressed control word including an address which is entered into the register where it may be modified by indexing if desired. The result now specifies the location in Storage from which another word is taken for subsequent operations which may either be continued indirect addressing operations or data manipulations. The last word of the sequence of words is then operated upon according to the operation part of the initial indirect addressing word.

Indirect addressing is a flexible address modification means. For example, if ten instructions have addresses referring directly to the same data location, it is usually necessary to change the address portion of all ten instructions when the data location is changed. However, if the ten instructions had indirect addresses all referring to a single effective address (which specifices the data location), it would be necessary to change only the one effective address. Indirect addressing may be used in conjunction with standard indexing techniques. Indirect addressing may also be used as a relatively inexpensive substitute for standard indexing techniques by utilizing instructions which increment, or decrement, indirectly addressed effective addresses.

An object of the present invention is to provide an improved Address modification system for digital data 50 processing machines.

It is another object of this invention to provide an improved address modification apparatus wherein the contents of a location in storage are not treated as data but the address of the contents of the location in storage specifies the location from which data or another address may be had for subsequent operations.

Another object is to provide apparatus having an object as described above including means for modifying each of the instruction words by the contents of a selected one of a group of Index registers.

Another object of this invention is to provide apparatus having an object as described above including means for selectively modifying each of the instruction words by the contents of at least two Index registers.

Another object of this invention is to provide improved

address modification apparatus wherein an instruction word is taken from storage at a location specified by an initial instruction word which may have its address portion modified a predetermined amount by an Index register, the latter referring to another instruction word which may have its address portion modified by the same or another Index register as determined by the instruction

It is another object of this invention to provide apparatus for performing N order indirect addressing opera- 10 tions and (N+1) order indexing operations selectively at

the option of the programmer.

It is a still further object of this invention to provide apparatus for executing an indirect addressing instruction having instruction, address, and tag parts including a 15 logical block form. storage device and a computer for decoding operations and performing arithmetic operations including circuits responsive to the tag for delaying the decoding of the operation and for reading out the contents of the location in storage specified by the address as selectively modified by arithmetic operations.

Other objects of the invention will be pointed out in the following description and claims and illustrated in the accompanying drawings, which disclose, by way of example, the principle of the invention and the best mode, which has been contemplated of applying that principle.

In the drawings:

FIGURE 1 is an overall block diagram illustrating the general arrangement of interconnections of the major components comprising the Central Processing Unit.

FIGURES 2a through 2ll form the logical block diagram for the principal data portions of the Central Processing Unit and Magnetic Core Storage.

FIGURE 2mm illustrates how FIGURES 2a through 211, inclusive, may be placed to form a composite block diagram of the major data portions of the Central Processing System.

FIGURES 3a through 3k illustrate the Word Formats used in the Data Processing System.

FIGURE 4 is a Timing Chart of a Clear and Add 40 Instruction with Indirect Addressing.

FIGURES 5a through 5f illustrate positions of the Storage Register and Storage Register Hold Circuits in logical block form.

Complement Controls in logical block form.

FIGURES 7a through 7g illustrate the Accumulator Registers in logical block form.

FIGURES 8a through 8g illustrate the Multiplier logical block form.

FIGURE 9 illustrates the Index Register in logical block form.

FIGURE 10 illustrates the Indicator Trigger Register in logical block form.

FIGURES 11a, 11b and 11c illustrate the Storage Bus Switching, columns S through 35, in logical block form. FIGURE 12 illustrates the Operator's Panel Entry Keys (S through 35).

FIGURES 13a, 13b, 13c (2 sheets) and 13d (3 sheets) illustrate positions 1 through 17 of the Instruction Register (Primary Operation Part) in logical block form.

FIGURES 14a through 14d illustrate the Primary Operation Decoder in logical block form.

FIGURES 15a and 15b illustrate the Secondary Operation Decoder in logical block form.

FIGURES 16a (2 sheets) and 16b (2 sheets) illustrate the Address Register in logical block form.

FIGURE 17 (2 sheets) illustrates the Instruction Counter in logical block form.

FIGURE 18 illustrates the Add and Subtract Execution Control in logical block form.

FIGURE 19 illustrates Clear and Add/Subtract Execution Control in logical block form.

FIGURE 20 illustrates MPY/MPYR EXEC CNTLS (Multiply Execution Controls) in logical block form.

FIGURES 21a (2 sheets) and 21b (2 sheets) illustrate Floating Point Add/Subtract Execution Controls in logical block form.

FIGURE 22 illustrates Floating Point Trap Trigger in logical block form.

FIGURE 23 illustrates Foating Point Multiply Execution Controls in logical block form.

FIGURE 24 (2 sheets) illustrates Conditional Transfer Execution and Control in logical block form.

FIGURE 25 illustrates Conditional Transfer Controls for transfer on Low MQ in logical block form.

FIGURE 26 illustrates Store Execution Controls in

FIGURE 27 illustrates Long Left, Logical Left Execution Control in logical block form.

FIGURE 28 illustrates Long Right, Logical Right Execution Control in logical block form.

FIGURE 29 illustrates OR to Storage Execution Control.

FIGURE 30 illustrates AND to Accumulator and to Storage Execution Control.

FIGURE 31 illustrates OR to Accumulator Execution

FIGURE 32 illustrates Load Index Register Control.

FIGURE 33 illustrates Place Address in Index Register Control and Place Decrement in Index Register in logical block form.

FIGURE 34 illustrates Transfer with Index Raise Execution Control.

FIGURES 35a and 35b illustrate Indexing Execution Control in logical block form.

FIGURES 36a (2 sheets and 36b illustrate Convert 35 Control in logical block form.

FIGURE 37 illustrates Exclusive OR to Accumulator in logical block form.

FIGURE 38 illustrates Exchange, Transfer Sign Control in logical block form.

FIGURE 39 illustrates Test Indicators (Storage) Half Test Indicators in logical block form.

FIGURE 40 illustrates Transfer-Indicators to (Accumulator) in logical block form.

FIGURE 41 illustrates Place Indicators in Accumulator FIGURES 6a through 6n illustrate the Adder and True 45 and Reset Indicators from Accumulator in logical block form.

FIGURE 42 illustrates Half Indicator Register Controls in logical block form.

FIGURE 43 illustrates Multiply and Multiplier, Float-Quotient Register and its associated Hold Circuits in 50 ing Point Multiply Trigger and Shift/Step controls in logical block form.

FIGURE 44 illustrates Place Accumulator in Indicators Load Indicators, Invert Indicators or Accumulator Indicators in logical block form.

FIGURE 45 illustrates Storage and Multiplicand Zero Test in logical block form.

FIGURE 46 illustrates Interrupt Control in logical block form.

FIGURE 47 illustrates Execution Control Trigger (T1).

FIGURE 48 illustrates Inverter Trigger T2. FIGURE 49 illustrates Index Register (N) Hold Lines

Adder to Index Register (N).

FIGURE 50 illustrates Adders to Index Register (N) Gating Line Control.

FIGURE 51 illustrates Index Register to Adders Gating Line.

FIGURE 52 illustrates Idex Register Mixing Unit in logical block form.

FIGURES 53a and 53b illustrate Storage Bus to Storage Register.

FIGURES 54a (2 sheets) and 54b (2 sheets) illustrate Storage Register (1-8) to Adder and Storage Register (9-35) to Adder.

FIGURES 55a (2 sheets), 55b, 55c (2 sheets) and 55d

illustrate True Accumulator (Q, P, 1-8) to Adders; True Accumulator (9-35) to Adders.

FIGURE 56 illustrates Carry to Adder (35) in logical block form.

FIGURES 57a and 57b (2 sheets) illustrate Adder (Q, P, 1-8) to Accumulator; Adder (9-35) to Accumulator in logical block form.

FIGURE 58 illustrates Shift Accumulator Register Left Control.

FIGURE 59 illustrates Shift Accumulator Register 10 logical block form. Right Control. FIGURE 95b illustrates

FIGURE 60 illustrates MQ positions S, 1 or 9 to Accumulator 35, 1 to Accumulator 35 Control in logical block form.

FIGURE 61 illustrates Plus to Accumulator Register $_{15}$ position S control.

FIGURE 62 illustrates Minus to Accumulator Register S Control.

FIGURE 63 illustrates Storage Register S, 1 through 35 to MQ Register Controls in logical block form.

FIGURE 64 illustrates Shift MQ Right Controls in logical block form.

FIGURE 65 illustrates Shift MQ Left Controls in logical block form.

FIGURE 66 illustrates Clear MQ Register in logical 25 2 in logical block form.

FIGURE 103 illustrates Clear MQ Register in logical block form.

FIGURE 67 illustrates Ring Shift MQ in logical block form

FIGURE 68 illustrates 1 to MQ Register position 35 Control in logical block form.

FIGURE 69 illustrates I/O Bus, S through 35, to MQ Register Controls in logical block form.

FIGURE 70 illustrates Adders to Accumulator Controls in logical block form.

FIGURE 71 illustrates Minus to MQ position S con- 35 trols in logical block form.

FIGURE 72a and 72b illustrate Accumulator to Storage Bus Controls.

FIGURE 73 illustrates operation Panel Keys to Storage Register Controls.

FIGURE 74 illustrates MQ Register S, 1 through 35 to Bus S, 1 through 35 and Storage MQ Register Store Control.

FIGURE 75 illustrates Address Switches to Storage Bus 3 through 17, 21 through 35 control.

FIGURE 76 illustrates Clear and Add AND Control. FIGURE 77 illustrates Minus to Storage Register S Control in logical block form.

FIGURE 78 illustrates 35 to Shift Counter Control in logical block form.

FIGURE 79 illustrates Step Shift Counter Countrols in logical block form.

FIGURE 80 illustrates Adder (1) Carry or Accumulator (1 or P) to Overflow Trigger Controls.

FIGURE 81 illustrates Ones to Adders Q, P, 1 through 55 8 Controls in logical block form.

FIGURE 82 illustrates Carry to Adder Position 8 Controls in logical block form.

FIGURE 83 illustrates Floating Point Shift Control in logical block form.

FIGURE 84 illustrates Adders 1 through 8 to MQ 1 through 8 in logical block form.

FIGURE 85 illustrates Step Floating Point Tally Counter in logical block form.

FIGURES 86a and 86b illustrate Indexing Operation and Storage Register 18 through 35 to Adders P through 17

FIGURES 87a and 87b illustrate Index Register to Adder Controls in logical block form.

FIGURE 88a illustrates Floating Point Tally Counter. 70 FIGURE 88b illustrates Trapping Control in logical block form.

FIGURES 89a and 89b illustrate Index Register Entry Control Carry One to Adder 16 and Carry One to Adder 17 Controls.

6

FIGURES 90a and 90b illustrate Indexing Controls. FIGURES 91a and 91b illustrate Adder to Index Register.

FIGURE 92 illustrates Electronic Reset of Indicators.
FIGURE 93 illustrates Reset Indicators Controls in logical block form.

FIGURE 94 illustrates Set Indicators Controls in logical block form.

FIGURE 95a illustrates Invert Indicators Controls in logical block form.

FIGURE 95b illustrates Display Indicators.

FIGURE 96 illustrates Indicators to Storage Bus Controls in logical block form.

FIGURE 97 illustrates complement Indicators to Storage Register Controls in logical block form.

FIGURE 98 illustrates Indirect Addressing Controls in logical block form.

FIGURE 99 illustrates Instruction Register Pulse Generator in logical block form.

FIGURE 100 (2 sheets) illustrates Instruction Register Sign, Plus and Minus Controls in logical block form.

FIGURE 101 illustrates Shift Counter Plus Generator 1 in logical block form.

FIGURE 102 illustrates Shift Counter Pulse Generator

FIGURE 103 illustrates Zero Address Controls.

FIGURE 104 illustrates Floating Point Entry to Shift Counter 10 through 17 Controls.

FIGURE 105 illustrates Subtract Control in logical 30 block form.

FIGURE 106 illustrates Sense Unit Address in logical block form.

FIGURE 107 (2 sheets) illustrates Advance Instruction Counters in logical block form.

FIGURE 108 illustrates Reset Instruction Counter Address Switch to Instruction Counter Control in logical block form.

FIGURE 109 illustrates Instruction Counter Transfer Control in logical block form.

FIGURES 110a and b illustrate Address Switch Input Controls in logical block form.

FIGURE 111 illustrates Enter MQ Control in logical block form.

FIGURE 112 illustrates the Primary Drive Circuits.

5 FIGURE 113 illustrates a Sign Mixing Controls.

FIGURE 114 illustrates the Master Oscillator.

FIGURE 115 illustrates the Inverted Sync Generator. FIGURE 116 illustrates the Inverted Clamp Generator and Clock Drive.

FIGURE 117 (2 sheets) illustrates the Clock.

FIGURE 118 (2 sheets) illustrates Cycle Timer Control.

FIGURE 119 illustrates Cycle Timer Gate Generator. FIGURE 120 illustrates Cycle Timer Output Circuit. FIGURE 121 illustrates B Time Control.

FIGURES 122a (2 sheets) to p illustrate Pulse and Gate Generator Controls.

FIGURE 123 illustrates Column Q Carry and Overflow Triggers.

FIGURE 124 illustrates Column 9 Carry and Overflow Triggers.

FIGURE 125 illustrates Floating Point Overflow Trigger and Floating Point Underflow Trigger.

FIGURE 126a indicates Adder X Carry Trigger.

FIGURE 126b illustrates Divide Check Trigger.

FIGURE 127 illustrates Floating Point Overflow and Underflow Detection.

FIGURES 128a (2 sheets), b and c illustrate End Operation Control.

70 FIGURE 129a and b illustrates the Storage Address Register.

FIGURES 130a and b illustrate the Pulse Generator I and II.

FIGURE 130c illustrates Timing Pulse Control Cir-75 cuits.

FIGURES 131a and b illustrate the Address Decoder Circuit.

FIGURES 132a and b illustrate the Address Decoder Circuit.

FIGURE 133 illustrates Write Driver Select Circuits. 5 FIGURE 134a and b illustrate Gate Generator.

FIGURE 135 illustrates the X Matrix Switch Write Driver.

FIGURE 136 illustrates the X Matrix Switch Read Driver.

FIGURES 137a illustrates the Y Driver Matrix Switch

FIGURE 137b illustrates diagrammatically a Core with certain of its Control Windings.

FIGURE 138a illustrates diagrammatically the Core 15 Array Layout.

FIGURE 138b illustrates in isometric, a Core with Windings.

FIGURE 139 illustrates the Y Matrix Switch Write Driver.

FIGURE 140 illustrates Y Matrix Switch Read Driver. FIGURE 141a illustrates the X Driver Matrix Switch

FIGURE 141b illustrates diagrammatically a Core with certain of its Control Windings is in FIG. 137b.

FIGURES 142a, b, and c illustrate the Sense Amplifier, Buffer Register and I/O Switching.

FIGURE 143 illustrates the Digit Plane Select Circuits. FIGURE 144 illustrates the Digit Plane Driver Circuits. FIGURE 145 illustrates the Address and Operation 30 Control.

FIGURE 146 illustrates the Read/Write Controls.

FIGURES 147a, b, and c illustrate Test Circuits, Test and Reset Controls and the Test Panel Circuits.

FIGURE 148a illustrates Switch Core Panel and Core 35 Plane Addressing (Octonary).

FIGURE 148b is a timing chart illustrating the Timing of Magnetic Core Storage in sequence for one cycle from 3 time of a first cycle until 3 time of a second cycle.

The convention employed in numbering lines in the 40 logical block diagrams is as follows: from left to right, the first numbers and the letter, if any, to the period or point is the figure number from which the line originated; the next two numbers to the second point refer to the "output" lines (generally numbered according to their positions on the sheet from top to bottom); and the last two numbers, when used, refer to the numerical position of the line with the word S, 1 through 35. Each input line in the block diagram bears the number derived from its point of origin. In the composite drawings, data flows generally into the block at the top and out of the block at the bottom, and control lines which cause the movement of data to enter the block from the left.

In FIGURE 1, there is shown a Central Processing Unit of a high speed Data Processing system which is controlled by an internally stored program with instructions of the single address type which direct the machine to execute instructions at the rate of about 20,000 per second. The funcions of transferring data in and out of the Central Processing Unit from Input-Output devices, Magnetic Core Storage, Magnetic Drum Storage, are controlled by the stored program as well. Internally, the Central Processing Unit operates in the binary number system, but the Input-Output number system may be those used in punched card systems, the decimal system, or the binary coded decimal (BCD) system to name a few. Many of the basic devices of the Central Processing Unit, shown generally in FIGURE 1, and more specifically in FIGURE 2, assume two stable states and are well suited is indicative of a binary "one" and the other state is indicative of a binary "zero." The basic unit of information, the Word, consists of thirty-six binary digits and may be alphabetic, numeric, symbolic, an instruction, or any

8

any reason. The thirty-six positions of the word are shown schematically in FIGURE 3 where S refers to the sign position, 1 refers to bit position 1, 2 refers to bit position 2 and so forth. Only when a word is interpreted as numerical data does position S have any algebraic significance. Then, with position S containing a "zero" the word is signified as positive and with position S containing a "one" the word is signified as negative. When a logical operation is performed upon a word, the word 10 is interpreted as a thirty-six bit signless number.

Individual location in Magnetic Core Storage, Magnetic Drum Unit and individual units such as Magnetic Tape Units and all other Input-Output Units are identified by systems of numerical addresses, as described more fully in copending application, Serial No. 705,447, filed December 26, 1957. By means of a number contained in the Address part of the Instruction, it is possible to refer to the information contained in any location in Magnetic Core Storage or any Input-Output Unit of the system.

In FIGURE 1, the Central Processing Unit has data portions which comprise a thirty-six order Storage Register 1.01 comprising thirty-five orders and a sign order, a thirty-six order Adder 1.03 plus one overflow order, an Accumulator Regiser 1.05 of thirty-five orders plus two overflow orders P and Q and a sign order S, a Multiplier Quotient Register 1.07 comprising thirty-five orders and a sign order, three Index Registers 1.09 A, B and C of fifteen orders and their associated Index Register controls, an Indicator Trigger Register 1.12 of thirty-six orders 0 through 35, Storage Bus Switching 1.14 of thirty-six orders connected to a Storage Bus 1.16 of thirty-six orders, the latter being connected to Magnetic Core Storage, and Operator's Entry Keys 1.18 of thirty-six orders. Associated with the data portion previously described is an Instruction Register 1.20 of eighteen positions S, 1 through 17, an Address Register 1.22, and in Instruction Counter 1.24 with related Storage Address Controls 1.26. Information may be placed in Core Storage from either the Accumulator Register 1.05, the Multiplier Quotient Register 1.07, or the Indicator Register 1.12. It is a function of the Sstorage Bus Switches 1.14 to switch the contents of the Accumulator Register, the MQ Register, or the Indicator Register onto the Storage Busses 1.16 in accordance with the execution of certain instructions which require that information be located in Storage.

The Central Processing Unit and Core Storage of the present invention may be employed in a data processing system whihe includes Data Synchronizers, Tape Control Units, Tape Drive Units, Printers, Perforating machines and Readers. The Data Synchronizers are used to control the flow of information from the input-output devices such as Tape Control Units, Tape Drive Units and Readers to Core Storage and to control the flow of information from Core Storage to the Tape Units, Printers, and Perforating machines. The Tape Control Unit controls all operations to be executed by the Tape Drive Units and assembles and disassembles 36 bit words as required in the transmission of data through the system.

A detailed description of general operations of a computer of this class may be performed in response to wellknown instructions is found in copending application Computer for 701, Serial No. 419,642, Haddad et al., filed March 30, 1954. Certain arithmetic, logical, and other operations may be performed by the device of the present invention in response to instructions tabulated immediately below in accordance with the principles set forth in Manual of Operations, Electronic Data Processing Machines, Type 704, Form No. 24-6661, copyright 1954, 1955, and printed in the U.S.A. by International to the binary system of notation where one specified state 70 Business Machines Corporation, the assignee of this application. The operation codes specify the particular operation to be performed and are tabulated in numeric form below. However, each numeric code must be translated into machine language which is in the binary code. pattern of thirty-six bits desired by the programmer for 75 For example, 0361 (octal) is expressed as 000011110001.

Add and Carry Logical Word. ACL+0361 Add ADD+0400 Add Magnitude. ADD Hou Add Magnitude. ADD Hou Accumulator Left Shift. ALS+0767 AND to Accumulator Right Shift. ARS+0771 Backspace Tape. ANS+0320 Accumulator Right Shift. ARS+0771 Backspace Tape. BST+0764 Clear and Add Logical Word. CAL-0500 Compare Accumulator with Storage. CAS+0340 Change Sin. CHS+0760 0002 Clear and Add CLM+0760 0002 Clear and Subtract. CLM+0760 0000 Divide Check Test. DCT+0760 0001 Divide or Halt. DVH+0220 Divide or Froceed. DVP+0221 Enter Trappling Mode. ETM+0760 0007 Floating Add. FDH+0240 Floating Multiply FMP+0200 Floating Subtract. FDH+0240 Floating Subtract. FSB+0302 Halt and Transfer. HTR+0000 Low Order Bit Test. LBT+0760 0001 Low Order Bit Test. LBT+0760 0001 Low Order Bit Test. LBT+0760 0001 Loate Drum Address. LDA+0460 Lordad Lordad MQ LDQ+0560 Lordad Left. LGL-0763 Long Left Shift. LLS+0763 Last-0765 Last-0765 Leave Trappling Mode LTM-0760 0007 Load Index from Address. LX +0534 Load Index from Decrement. LXD-0534 Multiply and Round. MPR-0200 Minus Sense. MSE+0760 Mon Operation. NOP+0761 OR to Accumulator. ORA-0501 OR to Storage. ORS-0602 Place Decrement. PAX+0734 P-Bit Test. PBT-0760 0001 Pasce Decrement. SEB-0706 Round. RND+0760 0003 Store Decrement. STD-0763 Read Select. RDS+0760 0003 Store Decrement. STD-0603 Store Decrement. ST	Title	Operation Code
Add ADM+9401 Accumulator Left Shift ADM+9401 Accumulator AND to Accumulator AND to Storage ANS+0320 AND to Storage ANS+0320 Accumulator Right Shift ARS+071 Backspace Tape BST+0764 Clear and Add Logical Word CA1-0500 Compare Accumulator with Storage CA8+0340 Clear Magnitude CLM+0760 0002 Clear and Add CLA-0500 Clear Magnitude CLM+0760 0000 Clear and Subtract CLS+0502 0001 Complement Magnitude CDM+0760 0002 Clear and Subtract CLS+0502 0001 Complement Magnitude CDM+0760 0002 Divide or Halt DVH+0220 DVH+0220 Divide or Froceed ETM+0760 0007 Floating Divide or Proceed FDH+0241 Floating Subtract FSB+0302 Halt and Transfer FTR-0420 Halt and Transfer HTR-0420 Floating Subtract BT-0760	Add and Carry Logical Word	ACL+0361
AND to Storage. ANS +0820 Accumulator Right Shift. Backspace Tape. Clear and Add Logical Word. Compare Accumulator with Storage. Clear and Add. Clear Accumulator with Storage. Clear and Add. Clear Accumulator with Storage. Change Sign. Clear and Add. Clear Accumulator with Storage. Clear and Add. Clear Accumulator. Clear and Subtract. CLS+0500 Clear and Subtract. CLS+0500 Compiement Magnitude. COM+0760. Clear Magnitude. COM+0760. Clear Accumulator. COMPIEMENT COMPIE	Add Magnitude	ADD+0400
AND to Storage. ANS +0820 Accumulator Right Shift. Backspace Tape. Clear and Add Logical Word. Compare Accumulator with Storage. Clear and Add. Clear Accumulator with Storage. Clear and Add. Clear Accumulator with Storage. Change Sign. Clear and Add. Clear Accumulator with Storage. Clear and Add. Clear Accumulator. Clear and Subtract. CLS+0500 Clear and Subtract. CLS+0500 Compiement Magnitude. COM+0760. Clear Magnitude. COM+0760. Clear Accumulator. COMPIEMENT COMPIE	Accumulator Left Shift	ALS-10767
Accumulator Right Shift. Backspace Taye. Clear and Add Logical Word. Compare Accumulator with Storage. CAS+0340 Change Sign. Clear and Add. Clear Magnitude. Clear and Add. Clear Magnitude. Clear and Subtract. Complement Magnitude. Clum+0760. Clear and Subtract. CLS+0502. Complement Magnitude. Clum+0760. Clear and Subtract. CLS+0502. Clown Horko. Complement Magnitude. Clum+0760. Clown Horko. Clum+0760. Clum+076		
Compare Accumulator with Storage Change Sign. Clear and Add Clear and Add CLA+0500 Clear and Subtract Complement Magnitude CLS+0502 Complement Magnitude CDN+0760 . 0000 Divide Check Test DCT+0760 . 0012 Divide or Halt Divide or Proceed. ETM+0760 . 0012 Divide or Proceed. DVP+0221 Enter Trapping Mode Floating Divide or Halt Floating Divide or Proceed Froating Divide or Froceed Froating Subtract Froating Subtract Froating Subtract Froating Subtract Froating Subtract Froating Subtract Froating Divide or Proceed Halt and Proceed Halt and Transfer Halt and Transfer Load MQ Load MQ Logical Left Load MQ Logical Left Load MQ Logical Left Load MQ Logical Left Load Index from Address Load Index from Decrement Load Index from Decrement Multiply Multiply Multiply Multiply Mobility	AND to Storage	ANS+0320
Compare Accumulator with Storage Change Sign. Clear and Add Clear and Add CLA+0500 Clear and Subtract Complement Magnitude CLS+0502 Complement Magnitude CDN+0760 . 0000 Divide Check Test DCT+0760 . 0012 Divide or Halt Divide or Proceed. ETM+0760 . 0012 Divide or Proceed. DVP+0221 Enter Trapping Mode Floating Divide or Halt Floating Divide or Proceed Froating Divide or Froceed Froating Subtract Froating Subtract Froating Subtract Froating Subtract Froating Subtract Froating Subtract Froating Divide or Proceed Halt and Proceed Halt and Transfer Halt and Transfer Load MQ Load MQ Logical Left Load MQ Logical Left Load MQ Logical Left Load MQ Logical Left Load Index from Address Load Index from Decrement Load Index from Decrement Multiply Multiply Multiply Multiply Mobility	Reckspace Tope	ARS+0771 BST±0784
Compare Accumulator with Storage Change Sign. Clear and Add Clear and Add CLA+0500 Clear and Subtract Complement Magnitude CLS+0502 Complement Magnitude CDN+0760 . 0000 Divide Check Test DCT+0760 . 0012 Divide or Halt Divide or Proceed. ETM+0760 . 0012 Divide or Proceed. DVP+0221 Enter Trapping Mode Floating Divide or Halt Floating Divide or Proceed Froating Divide or Froceed Froating Subtract Froating Subtract Froating Subtract Froating Subtract Froating Subtract Froating Subtract Froating Divide or Proceed Halt and Proceed Halt and Transfer Halt and Transfer Load MQ Load MQ Logical Left Load MQ Logical Left Load MQ Logical Left Load MQ Logical Left Load Index from Address Load Index from Decrement Load Index from Decrement Multiply Multiply Multiply Multiply Mobility	Clear and Add Logical Word	CAL-0500
Clear And Add	Compare Accuminator with Storage	CASTUMU
Clear and Subtract	Change Sign	CHS+0760 0002
Floating Subtract	Clear Magnitude	CLM-4-0760 0000
Floating Subtract	Clear and Subtract	CLS+0502
Floating Subtract	Complement Magnitude	COM+0760 0006
Floating Subtract		DCT+0760 0012 DVH+0220
Floating Subtract	Divide or Proceed	DVP+0221
Floating Subtract	Enter Trapping Mode	ETM+0760 0007
Floating Subtract	Floating Add	FAD+0300
Floating Subtract	Floating Divide or Proceed	FDP+0240
Floating Subtract	Floating Multiply	FMP+0260
Halt and Transfer	Floating Subtract	FSB+0302
Long Left Shift	Halt and Proceed	HPR+0420
Long Left Shift	Low Order Bit Test	LBT+0760 0001
Long Left Shift	Locate Drum Address	LDA+0460
Long Left Shift	Load M.C.	LDQ+0560
P-Bit Test. PBT—0760	Long Left Shift	LUL-0763 LLS-10763
P-Bit Test PBT—0760	Long Right Shift	LRS+0765
P-Bit Test PBT—0760	Leave Tranning Mode	LTM-0760 0007
P-Bit Test PBT—0760	Load Index from Address	LXA+0534
P-Bit Test PBT—0760	Multiply and Round	MPR-0200
P-Bit Test. PBT—0760	Multiply	MPY+0200
P-Bit Test. PBT—0760	Minus Sense	MSE+0760
P-Bit Test. PBT—0760	OR to Accumulator	NOP+0/61 ORA-0501
P-Bit Test. PBT—0760	OR to Storage	ORS-0602
PISS Sense	Place Address in Index	PAX+0734
PISS Sense	P-Bit Test	PDV-0724
Read Select. RDS+0762 Rewind REW+0772 Round RDW+0760 0010 Rotate MQ Left. RQL-0773 Subtract Magnitude SBM-0400 Store Left Half MQ SLQ-0620 Store Legical Word SLW+0602 Set Sign Minus SSM-0760 0003 Set Sign Plus SSP+0760 0003 Set Sign Plus STD+062 Store Address Store Decrement STD+0622 Store Decrement STO-0661 Store MQ STQ-0660 Subtract SUB+0420 Store Index in Decrement SXD-0634 Transfer on Index TIX+2000 Transfer on Minus TMI-0120 Transfer on Minus TMI-0120 Transfer on No Overflow TNX-2000 Transfer on No Overflow TNX-2000 Transfer on No Overflow TNX-2000 Transfer on Overflow TOV+0140 Transfer on Plus TPL-0120 Transfer on MQ Plus TRA+0621 Transfer on MQ Plus T	Plus Sense	PSE+0760
Rotate MQ Left	Place Index in Decrement	PXD-0754
Rotate MQ Left	Read Select	RDS+0762
Rotate MQ Left	Round	RND+0760 0010
Set Sign Plus	Rotate MQ Left	RQL-0773
Set Sin Plus	Subtract Magnitude	SBM -0400
Set Sin Plus	Store Left Half MQ	SLQ-0620 SLW+0602
Store Prefix	Set Sign Minus	SSM -0760 0003
Store Prefix	Set Sign Plus	SSP+0760 0003
Store Prefix	Store Address	STD±0622
Subtract	Store	STO+0601
Subtract	Store Prefix	STP+0630
Store Index in Decrement	Store MQ	STQ-0000 SUB-0420
Transfer on Index T1X + 2000 Transfer on Low MQ TLQ+0040 Transfer on Minus TMI - 0120 Transfer on No Overflow TNO - 0140 Transfer on No Index TNX - 2000 Transfer on Overflow TNZ - 0100 Transfer on Overflow TOV+0140 Transfer on Plus TPL+0120 Transfer on MQ Plus TQP+0162 Transfer on MG Plus TRA + 0020 Transfer and Set Index TSX+0074 Transfer on Index High TXI+1800 Transfer with Index Incremented TXI+1800 Transfer on Index Index or Ferrel TXI+1800 Transfer on Index Index or Ferrel TXI+3000	Store Index in Decrement	
Transfer on MQ Plus	Transfer on Index	TIX+2000
Transfer on MQ Plus	Transfer on Low MQ	TLQ+0040 TMI_0120
Transfer on MQ Plus	Transfer on No Overflow	TNO-0140
Transfer on MQ Plus	Transfer on No Index.	TNX-2000
Transfer on MQ Plus	Transfer on No Zero	TNZ-0100
Transfer	Transfer on Plus	TPL+0120
Transfer	Transfer on MQ Plus	TQP+0162
Transfer	Transfer	TRA+0020
Transfer with Index Incremented TXI+1000	Transier and Set Index	TTR+0021
Transfer with Index Incremented TXI+1000	Transfer on Index High	TXH-43000
Transfer on Index Low or Found 1 TX L = 3000	Transfer with Index Incremented	TXI+1000
Unnormalized Floating Add UFA -0300 Unnormalized Floating Multiply UFM-0260	Transier on Index Low or Equal	TYX 1. —3000
Unnormalized Floating Multiply UFM-0260	Unnormalized Floating Add	UFA-0300
	Unnormalized Floating Multiply	UFM-0260
Unnormalized Floating Subtract	Unnormalized Floating Subtract	UFS-0302 WFF-0770
Write End of File WEF+0770 Write Select WRS+0766	Write End of Phe	W 121 T 0110

Still other instructions not described in this application cause operations to be performed in accordance with the principles described in copending applications, Serial No. 705,477, filed Dec. 26, 1957; Serial No. 705,446, filed Dec. 26, 1957; Serial No. 705,444, filed Dec. 26, 1957; and Serial No. 705,442, filed Dec. 26, 1957.

In FIGURE 4, there is illustrated the general timing relationship of machine operations performed in accordance with the principles of this invention. At this time, reference to the figure serves only to show generally the sequence of operations in order that a better understanding of the structure may be had while reading the description of the system to follow, after which the operations are described in detail.

information which is not destined for interpretation as an instruction or command even though ultimately it may, in some other program routine, be interpreted as an instruction or command or part of either subject to modification by the machine or the program or a combination thereof.

In FIGURE 2, data portions of the Central Processing Unit of FIGURE 1 are shown in FIGURES 2a through 2gg which comprise the Storage Register, FIGURES 2b through 2d (FIGURES 5a-5f); the Adder, FIGURES 2j through 2u (FIGURES 6a-6m); the Accumulator Register, FIGURES 2x through 2cc (FIGURES 7a-7g); the Multiplier Quotient Register, FIGURES 2dd through 2gg (FIGURES 8a-8g); the Index Registers, FIGURES 15 2f and 2g (FIGURE 9); the Indicator Register, FIGURE 2a (FIGURE 10); Storage Bus Switching, FIGURES 2w through 2y (FIGURE 11); the Storage Bus, FIGURES 2w through 2y; and the Operator's Entry Keys, FIGURE 2e (FIGURE 12). Associated with the data portion 20 previously described is the Instruction Register, FIGURE 2h (FIGURE 13), the Primary and Secondary Operation Decoders, FIGURES 14 and 15, and the Address Register, FIGURE 2i (FIGURE 16), and the Instruction Counter, FIGURE 2v. Magnetic Core Storage as a unit 25 is shown in FIGURES 2hh through 2ll and Storage Address Controls are shown in FIGURES 2hh through

Arithmetic Control

The Arithmetic Control section of the CPU is to de-30 termine what operation must be performed for executing each instruction and to sequence these operations. In order to perform this function, there are Execution Controls illustrated in FIGURES 18 through 51 for each arithmetic instruction. Arithmetic Control Mixing Circuits or Command Circuits are illustrated in FIGURES 52 through 98 which take the information from the Execution controls and provide gates and pulses to perform each operation required.

Program Circuits

The information received from Core Storage by the Central Processing Unit is initially placed in the Storage Register, FIGURES 2b through 2d, from the Sense Amplifier Buffer and I/O Switching of FIGURE 2ll prior 45 to being operated on by the Program and Arithmetic The registers and counters used to receive and decode the instructions consist of the Instruction Register, FIGURE 13, the Instruction Counter, FIGURE 17, the Primary Operation Decoder, FIGURE 14, the Sec-50 ondary Operation Decoder, FIGURE 15, and related control circuits, FIGURES 99-111. The Storage Address Register, FIGURES 129a and b, controls the addressing of the Core Storage Unit and is located in the unit it controls, that is, Magnetic Core Storage 1.12, illus-55 trated functionally in FIGURES 2hh-2ii. Each of the registers and counters is described individually with reference to its function in the overall flow of information and both general and specific timings are set forth later in connection with the receiving and decoding of instruc-

The input information to the execution controls is primarily the output of the Instruction Register, FIGURE 13, which is routed through the Primary Operation Decoder, FIGURE 14 and the Secondary Operation De-65 coder, FIGURE 15. The decoder output is often mixed with an indication of one of the following conditions to provide conditional operation: (1) whether an overflow has occurred in the Accumulator, (2) whether the carry output from column Q of the Adder is present, (3) whether the carry output from column 6 of the Adder is present, (4) whether the contents of the sign position of the Accumulator Register, the Storage Register or the Quotient Register is negative, or (5) whether the Shift Counter is at "0" or not. (The Shift Counter, as de-The term "data" is used to describe transmission of 75 scribed later, is used to count E/R (Execute-Route)

cycles for a Multiply or a Divide instruction and is also used to count the number of shifts in a Shifting instruction.) The command circuits are provided with pulses or gates which circuits become the output command lines or control lines when they are conditioned by the outputs of the execution controls.

The Storage Register, FIGURES 2b-d, has inputs 12.01.01 through 12.01.36 to each of its positions S, 1 through 35 from respectives ones of positions S, 1 through 35 of the Entry Keys, FIGURE 2e. The Storage Register also has inputs 11b.03 and 11c.03 to positions 1 through 35 from corresponding outputs of positions 1 through 35 of Storage Bus Switching, FIGURES 2w-y. Another set of inputs 10.01S through 10.01.35 is provided to the Storage Register positions S, 1 through 35 from the outputs of the Indicator Register, FIGURE 2a, positions O, 1 through 35. Outputs 5a.04; 5b.06; 5c.04; and 5f.05 are provided from Storage Register, positions S, 1 through 35 to the input of positions O, 1 through 35 of the Indicator Register. Outputs 5b.04 are provided from the Storage Register positions 1, 2, 8 and 9 to Indexing Controls," FIGURE 90. Outputs 5b.07 from Storage Register positions 3 through 11 are provided to positions 1 through 9 of the Instruction Register, FIG-URE 2h, with additional lines 5b.07.01 and 5b.07.02 from positions 1 and 2 to the Instruction Register Pulse Generator, FIGURE 99. Furthermore, an additional pair of outputs 5b.07 from Storage Register positions 1 and 2 are sent to the inputs 5b.07.01 and 5b.07.02 of the Instruction Register positions 8 and 9. Outputs 5a.02S; 5b.03; 5c.08; and 5f.08 from Storage Register positions S and 1 through 35 are provided to respective positions S, 1 through 35 of the MQ Register, FIGURES 2dd-gg. Outputs 5b.05 from positions 12 and 13 of the Storage Register, FIG-URE 2c are provided to "Indirect Addressing Controls," FIGURE 98. Outputs 5b.02; 5c.07; 5f.07 are provided from positions 1 through 35 of the Storage Register to respective inputs 1 through 35 of the Adder Register. Outputs 5a.01 and 5b.01 from positions S, 1 through 5 of the Storage Register, FIGURES 2b-2d are provided to the inputs of positions 30 through 35. FIGURE 2gg of the MQ Register. Outputs 5c.02; 5c.09; 5f.06 from positions 19 through 35 of the Storage Register are provided to the inputs of positions 1 through 17 of the Adder. Output 5c.01 for S position 18 of the Storage Register is provided to "Ones to Adder," FIGURE 81. Outputs 5c.06 are provided from positions 18 through 20 of the Storage Register, FIGURE 2d, to "Index Register Hold Lines and Adder Control," FIGURE 49. Outputs 5f.01; 5f.03 are provided from positions 24 through 26 of the Storage Register, FIGURE 2d to "Channel Select," FIG-URE 153. Outputs 5f.04 from Storage Register positions 24 through 26, FIGURE 2d, are provided to the Data Synchronizer Instruction Decoder, FIGURE 160 and outputs 5f.02.24-26 are provided from positions 24 through 26 of the Storage Register to "Sense Unit Address Control." FIGURE 106. Outputs 5c.05.18-20 are taken from positions 18 through 20 of the Storage Register and are sent to "Index Registers to Address Gating Line," FIG-

The Adder Register has positions Q, P and 1 through 35 as previously described and inputs 81.01 through 81.10 are provided to positions Q, P, 1 through 8 from "Ones to Adder Control," FIGURE 81. Inputs 7g.01; 7b.02; 7c.02; 7d.02 are provided to positions Q, P and 1 through 35 of the Adder Register from positions Q, P and 1 through 35 outputs of the Accumulator Register, FIGURES 2x-cc. Inputs are provided to positions 3 through 17 of the Adder Register, FIGURE 2k-2q, from positions 3 through 17 of the Index Register Mixing, FIGURE 2f. Inputs are provided to Adder positions 6 through 17 from Drum Control of Drum Unit 1.14. Inputs 7c.03-34; 7d.03.35 are provided to positions 12 through 17 of the Adder, FIGURES 2k-2q, from positions 30 through 35, FIGURE 4cc, of the Accumulator Register, and inputs 8a.06; 8b.06; 75 position 1 of the MQ, FIGURE 2dd.

8c.03 are provided to positions 12 through 17 of the Adder from positions 1 through 5, FIGURE 2dd, of the MQ Register. Outputs are provided from the Adder as inputs to positions Q, P and 1 through 35 of the Accumulator Register. Outputs 6b.02; 6c.01; 6d.02; 6e.02 are provided from the Adder positions 1 through 8 to the input of positions 1 through 8 of the MQ Register. Outputs are provided from the Adder positions 3 through 17 to the inputs of each of the Index Registers A, B and C, FIG-URE 9. Outputs are provided from the Adder positions 3 through 17 to the inputs of the Address Register, FIG-URE 2i.

12

An output is provided from each lower order Adder position, FIGURES 2i-u, to the input of each higher order position as illustrated. For example, the carry output 6h.03, FIGURE 2u, of position 34 of the Adder is connected to the input of position 33 of the Adder, the carry output of position 33 of the Adder is connected to the input of position 32 of the Adder, and in like manner similar carry lines are connected through position Q.

Output lines are provided from positions 3 through 17 of the Address Register, FIGURE 2i (FIGURES 16a and 16b) as inputs to positions 3 through 17 of the Storage

Bus Switches. Inputs are provided to the Storage Bus Switching, FIGURES 2w-y positions S, 1 through 35 from the output of the MQ Register positions S, 1 through 35 and inputs are provided to Storage Bus Switching positions S, 1 through 35 from the outputs of the Indicator Register. An input 71.01S, FIGURE 2w, is provided to positions S of Storage Bus Switching from the output of position P, FIGURE 2aa, of the Accumulator Register. Inputs are provided to the Storage Bus Switching positions 1 through 35 from positions 1 through 35 of the Accumulator Register and there is a connection 7b.01P between the output of position P, FIGURE 2aa, of the Accumulator Register to the input of the S position, FIGURE 2w of the Storage Bus Switching.

An output 11a.04S is provided from position S, FIG-URE 2w, of Storage Bus Switching to "Minus on Storage Register," FIGURE 77. Outputs 11a.02; 11b.04; 11c.04 are provided from the Storage Bus Switching positions S, 1 through 35 to Memory Buffer Register, FIGURE 142. Outputs 11a.03; 11b.01; 11c.01 are provided from Storage Bus Switching positions S, 1 through 5, FIGURES 2w-2x to position P, 1 through 5, FIGURES 2j-2l, of the Accumulator Register. Positions P, 1 through 35 of the Accumulator Register have outputs from each lower order position connected to the next adjacent higher order position terminating at the input of position P for the purpose of shifting left. There are outputs from positions Q, P, 1 through 34 of the Adder to the inputs of the next adjacent lower order position terminating with the output position 34 entering as an input of position 35 for shifting right. Position Q of the Accumulator Register has an output 7g.02Q to the Carry Overflow Trigger, FIGURE 123, and another output 7g.03Q to 2, Floating Point Overflow/Underflow Detection, FIGURE 127. An output line 7b.07P is provided from position P of the Accumulator Register to Test Sense Input (not shown in the 60 drawings) and another output 7b.08P to Floating Point Overflow/Underflow Detection Controls, position 1 of the Accumulator Register has an output 7b.01.01 to Adder 1 Carry to Accumulator Overflow Trigger, FIGURE 80. Outputs are provided from the Accumulator Register po-65 sitions P, 1 through 35 to the input of Storage Bus Switching positions S, 1 through 35 as previously described. Position 9 of the Accumulator Register has two output

lines 7c.06.08 and 7c.07.09 to Column 9 Carry and Overflow Trigger, FIGURE 124, and to Floating Point Add/ Subtract Execution Controls, FIGURES 21a and 21b. An output 7d.08.35 from position 35, FIGURE 2cc, of the Accumulator Register is connected to the input of position S, FIGURE 2dd, of the Multiplier Quotient Register, and another output 7d.07.35 is connected to

Position S, FIGURE 2dd, of the MQ Register has an output line 8a.06S to "Adder and True Complement Controls," FIGURE 6k, an output 8a.05S to "Floating Point Shift Control," FIGURE 83, and another output 8a.01.S to "Sign Mixing," FIGURE 113. Position 1 of the MQ Register, FIGURE 2dd, has an output 8b.03.01 to "Floating Point Shift Control," FIGURE 83, has an output 8b.02.01 to "Multiply Execution Control," FIG-URE 20, and an output 8b.01.01 to "Sense Unit Address, FIGURE 106; Position 8, FIGURE 2ee, of the 10 MQ Register has an output 8d.01.08 to "Floating Point Shift Control," FIGURE 83. Position 9, FIGURE 2ff. has an output 8e.02.09 to the "Floating Point Shift Control," FIGURE 83, and an output 8e.01.09 that goes to "Floating Point Round," FIGURE 106. Out- 15 puts 8e.06.34 and 8f.03.35 are provided from position 34 and position 35 to "Multiply Floating Point Trigger Shift Step," FIGURE 43. Output lines are provided from positions S, 1 through 35 for entry of the Drum 1.10 in FIGURE 1. The output of each lower order position of the MQ Register is connected as an input to the next higher order position, for example, the output 8f.01.35 of Position 35, FIGURE 2gg, is connected to the input of position 34 and so forth in like manner until the final connection is made between the output of position 1 and the input of position S, FIGURE 2dd, of the MQ Register for left shifting. Furthermore, outputs are provided from each higher order position of the MQ Register to each adjacent lower order position beginning with the output 8a.04S of position S to the input of position 1 and ending in like manner with connections from the final one of the outputs 8e.03.34 to the input of position 35. A single input 68.01, FIGURE 2gg, is supplied to position 35 of the MQ Register from "One to MQ" Register, FIGURE 68.

Output lines are provided from positions 3 through 17 of the Address Register, FIGURE 2i, to positions 3 through 17 of the Instruction Counter, FIGURE 2v, and outputs are provided from positions 3 through 17 of the Instruction Counter as inputs to positions 3 through 17 of the Address Register. Inputs are provided from Address Register, FIGURE 2i, positions 10 through 17 to the Instruction Register positions 10 through 17. An input is provided to position S of the Storage Register from 3.10.01 Primary Operation Decoder, FIGURES 14a through 14d.

Control of Data Flow

With reference to the Central Processing Unit, FIG-URES 2a-gg, the flow of data is controlled in the following manner: Operator's Entry Keys S, 1 through 35, FIGURE 2e, via cable 12.01, then in parallel by the individual wires of the cables 12.01.S, 12.01.01, etc. to the Storage Register positions S, 1 through 35, FIG-URE 2b-d, to "Operator Panel Keys to Storage Register Control," FIGURE 73, which controls entry into positions S, 1 through 35 of the Storage Register, FIGURES 2b-d, or instead under control of "Complement Indicators to Storage Register," FIGURE 97; the Indicator Register S, 1 through 35 are fed from the outputs of the Storage Register positions S, 1 through 35 via a cable under control of the "Reset Indicators," FIGURE 93 (see also FIG. 2a), "Set Indicators," FIGURE 94, or "Invert Indicators," FIGURE 95, controls. "Electronic Reset of Indicators Control" is also provided in FIGURES 92 (see line 92.01) and 2a.

Data may also be transferred from positions 1 through 35 of the Storage Bus Switching, FIGURES 2w-y, via a cable to respective inputs of the Storage Register, FIG-URES 2b-d, under control of "Storage Bus to Storage Register Control," FIGURE 53. Data is transferred via cable from positions S, 1 through 35 of the Storage Register, FIGURES 2b-d, to positions S, 1 through 35 of the MQ Register, FIGURES 2dd-gg, under control of "Stor-

14 Outputs from positions S, 1 through 35 of the Storage Register, FIGURES 2b-d, are connected to positions P, 1 through 35 of the Adder Register, FIGURES 2j-u, for entry of data in response to operation of Storage Register to Adder Control, FIGURE 54. Data are also transferred between positions 18 through 35 only of the Storage Register, FIGURES 2c and d, to positions P through 17 of the Adder under control of "Storage Register (18-35) to Adder (P-17) Control," FIGURE 86a. Six positions of data (1-5) contained in positions S, 1 through 35 of the Storage Register, FIGURES 2b-d, may be entered into positions 30 through 35 of the MQ Register, FIGURE 2gg, by means of "Convert Controls," FIGURE 36. The negative of the contents of selected ones of the orders of the Index Register, FIGURES 2f and g, are provided to positions 3 through 17 of the Adder by means of "Index Register to Adders Gating Line," FIGURE 51. True outputs of positions Q, P, 1 through 35 of the Accumulator Register, FIGURES 2z-cc, are transferred to positions Q, P, 1 through 35 of the Adders by means of the "True Accumulator to Adders Control," FIGURES 55a and b. The complement of the Accumulator positions Q, P, and 1 through 35 are provided to positions Q, P, 1 through 35 of the 25 Adder under control of "Complement Accumulator to Adder," FIGURES 55c and d. Carry output of position P, of the Adder is provided to the input of position 35 of the Adder by means of "Carry to Adder" 35, FIGURE 56. The contents of positions 3 through 17 of the Adders are supplied to selected ones of the Index Registers, FIGURES 2f and g, in response to operation of "Adders to Index Register Gating Line," FIGURE 50. The contents of Adder positions 3 through 17 are transferred to the Address Register, FIGURE 2i, in response to opera-35 tion of "Address Switch Input Controls," FIGURE 110. The contents of positions 1 through 8 of the Adders are transferred to positions 1 through 8 of the MQ Register, FIGURES 2dd, 2ee, in response to operation of the Adders 1-8 to MQ1-8 Controls, FIGURE 84. The Contents of the Accumulator positions 30 through 35, FIGURE 2cc, are transferred to the Adder positions 12 through 17, FIGURES 20-2q, in response to operation of "Convert Controls," FIGURES 36a and b. The contents of positions S, 1 through 5 of the Storage Bus FIGURE 2u, are entered in positions P, 1 through 5 of the Accumulator, FIGURES 2aa-2bb, in response of operation of Convert Controls, FIGURES 36a and b, which contents of Storage Bus Switching may be from Accumulator Register, the MQ Register or the Indicator Register as specified by the controls of Storage Bus Switching. Storage Bus Switching, FIGURES 2w-y, is not a storage device in the sense that a register is and it merely transfers information from the Accumulator Register, the MQ Register and the Indicator Register to the Storage Busses. The contents of the Address Register, positions 3 through 17, 55 FIGURE 2i, may be placed in positions 3 through 17 of positions 21 through 35 of Storage Bus Switching, FIGURES w-y, in response to operation of "Address Switches to Storage Bus 3—17 and 21—35" of FIGURE 75. The contents of the MQ Register may be transferred 60 to the Storage Busses via Storage Bus Switching by means of "MQ Registers S, 1—35 to Storage Bus S, 1—35 Control," FIGURE 74. The contents of the Accumulator may be placed on the Storage Busses via Storage Bus Switching by means of "Accumulator to Storage 65 Bus," FIGURE 72. The Instruction Register, FIGURE 2h, is controlled by means of Shift Counter Pulse Generator 1 or Shift Counter Pulse Generator 2, FIGURES 101 and 102. Data on the Storage Bus may be entered into the MQ by means of "I/O Bus S, 1—35 to MQ Register Control," FIGURE 69. A word from the Drum, FIGURE 1, 14 may be entered into the MQ Register positions S, 1 through 35 by way of the I/O Bus in response to operation of "I/O Bus, S, 1—35 to MQ Register S, 1-35," FIGURE 69. The contents of the Address age Register to MQ Register Controls," FIGURE 63. 75 Register, FIGURE 2i, may be placed in the Address

Register by means of the "Control Address Switch Input," FIGURE 110.

Control Flow

There are two general types of control words, namely an Instruction and a Command, both having an operation part and an address part. For the purposes of explanation an Instruction is defined as a configuration of thirtysix bits which is decoded by the decoder of the Central Processing Unit for the purpose of controlling an operation to be performed by the Central Processing Unit. 10 This operation, if it be an Instruction for an Input-Output type of operation, is transmitted to a Data Synchronizer channel. The second type of control word is known as a Command, and is similar to an Instruction except it enteds Transmission Registers of the Data Synchronizer Channel through which it acts like an Instruction and Controls that kind of an operation dealing with the transmission of data between a Data Synchronizer Channel and Core Storage. Commands are decoded by the Transmission Register in a DSC. The difference between the two is that Instructions enter and are decoded by the Central Processing Unit whereas Commands enter and are decoded by the Data Synchronizer Channel.

For a better understanding of the operation of the system, control is divided into two sub-control levels, namely, initial control and operation control. Initial control means those control functions necessary to initiate an Input-Output operation and originates in the Central Processing Unit while operational control comprises those control functions necessary to maintain operation once started and to insure a proper completion. For example, during a system operation a Central Processing Unit instruction is needed to initiate any tape operation. Once started, initial control is then passed to the Data Synchronizer concerned, then to the Tape Control Unit, and finally to the Tape Drive Unit selected. Once each unit has satisfied its initial requirement, the control is then held by the units necessary to complete the operation desired. It is seen here, that except for initial operation, the Central Processing Unit is needed in the tape operation for one purpose only, which is to provide the Data Synchronizer Channel access to Core Storage, when such access is needed. For any one tape system (Tape Control Unit and connected Tape Drive Units), this will occur no more frequently than once every 400 microseconds. The Central Processing Unit is otherwise free during this time to pursue its other activities while operational control rests with the Data Synchronizer, the Tape Control Unit and the Tape Drive Unit.

The major function of the operational control is to 50 determine when the other units involved will perform their specific functions to accomplish the given over-all operation. The function of the control logic circuits between the Data Synchronizer Unit and the Central Processing Unit is to determine when the Central Processing Unit will provide the Data Synchronizer needs access to Core Storage, to store or obtain a word. The function of the control logic circuits between the Tape Control Unit and the Data Synchronizer unit is multiple: (a) It indicates to the Data Synchronizer Unit when the Tape Control Unit has a word ready or needs a word, (b) it indicates when an operation is completed and whether completed by the Data Synchronizer or the Tape Control Unit, and (c) it also indicates the occurrence of special conditions, such as an error. The function of the control logic circuits between the Tape Drive Unit and the Tape Control Unit is to indicate to the Tape Control Unit when the Tape Drive Unit is ready to perform an operation, when it is performing an operation, and when it has completed an operation. In each of the operational control functions, a complete interlock between all units involved is maintained until the operation is complete.

Machine Timing

16

essing Unit (CPU) is 12 microseconds. One cycle is the duration of Core Storage access time which is the time required by the Central Processing Unit to transmit to or receive a word of information from Core Storage. The time required to transmit information between the Core Storage and any of the Input-Output units via one of the Data Synchronizers is given later when the timing relationship of the Input-Output devices in relation to the basic machine cycles are discussed. The fundamental machine cycles may be Instruction (I) cycles, Execution (E) cycles, Execute-Route (E/R) cycles and B cycles, each of 12 microseconds duration. I cycles are required to make references to Memory to obtain Instructions and to distinguish instruction words from data words. Execution (E) cycles are required for the Central Processing Unit and the Data Synchronizer Unit to make reference to Memory in order to bring data from Core Storage into the units or to enter words into Storage. E/R cycles are required by the CPU for operations without references to Memory. B cycles are references to Core Storage by the Data Synchronizer channel and differ from E cycles only in the manner in which they arise and the fact that the Central Processing Unit may not make reference to Core Storage during this time. There are particular cycles where references are made to Core Storage for the Central Processing Unit's purpose, but Control Word data is also stored in the Data Synchronizer Channel. Simply stated, the CPU and DSC do have access to memory at the same time for certain instructions during I and E times but, of course, the only time that this is true is when the same information can be used or if it is common to both units.

The timing circuits comprise an Oscillator, FIGURE 114, which oscillates at a frequency of 1 megacycle and provides signals to an Inverted Sync Generator, FIGURE 115. The Inverted Sync Generator provides inverted sync pulses on one output and pulses on another output to the Inverted Clamp Generator and Clock Drive, FIG-URE 116, the latter having 2 outputs, an inverted clamp line and a drive line to the Clock, FIGURE 117. The Clock provides the 12 master timing pulses, labelled Master A0 through Master A11 under control of the 1 megacycle oscillator by using a ring of 12 triggers fed by the oscillator in a manner well known in the art. The signals on the Inverted Clamp Line from FIGURE 116 and the Inverted Sync Line, FIGURE 115, are special signals required by the Microsecond Delay and Storage Units in the Storage Register, Accumulator Register and MQ Register. The Inverted Synchronizing pulse on line 115.01 is a positive pulse having a duration of approximately 0.3 of a microsecond and the clamp pulse on line 116.01 is a negative pulse having duration of approximately .02 microsecond. Both pulses are repeated at the megacycle rate of the Oscillator, FIGURE 114, and are in phase with each other which is necessary for proper operation of the Microsecond Delay Units as described hereafter. A Cycle Timer Control, FIGURE 118, utilizes inputs from various command controls and operation controls for providing outputs to a Cycle Timer Gate Generator, FIGURE 119, and to Cycle Timer Output Circuits, FIG-URE 120. The Cycle Timer Output Circuits provide outputs 120.01; 120.02 and 120.03 indicative of the type of cycle that the machine is to operate in, that is, whether the cycle shall be an instruction (I) cycle, Execution (E) cycle or Execute-Route (E/R) cycle and one and only one of the outputs indicative of I, E, or E/R time is up at any time. Each output stays up for a minimum duration of one 12 microsecond clock cycle. The Cycle Timer Control, FIGURE 118, provides instruction signals to the Cycle Timer Output Circuits, FIGURE 120, labeled Go to E Time, 118.01, Go to E/R Time 118.03, and Go to I Time 118.14. Other inputs are provided to the Cycle Timer Gate Generator, FIGURE 119, having The fundamental machine cycle of the Central Proc- 75 outputs Reset Cycle Timer 119.01, Set Cycle Timer

119.02, and B Time Control circuits 119.03. The B Time Control, FIGURE 121, has inputs from the Primary Operation Decoder, Instruction Register and certain other control and timing units for generating outputs concerning B time. A Pulse and Gate Generator, FIGURE 122, generates output signals in response to master timing pulses, type of cycle, and instruction controls.

When the Input-Output units are not being used the Cycle Timer Control follows this sequence: During the last machine cycle pertaining to a previous instruction, a 10 signal is sent to the Cycle Timer Control, FIGURE 118, indicating that the previous operation is complete and that the Central Processing Unit is to proceed to I time for the purpose of interrogating Core Storage for the next instruction according to usual stored program techniques. $_{15}$ When this has been accomplished, at Lead-In Instruction time (around 10 time in I time) the new instruction is decoded. Immediately following the decoding of this instruction, its type of instruction is known as well as whether or not another reference to Core Storage is required. For instance, if the instruction is Add this requires another reference to Core Storage to bring in the data to be added. Therefore, the Central Processing Unit is so controlled that its next machine cycle is an E cycle which provides a reference to Core Storage. In case of a store instruction, the same would apply, except that this time the references to Memory would cause information to be moved from a register in the Central Processing Unit to Core Storage. During execution of some instructions, references to Memory may not be required as in 30 the case of multiply, which does not require more than the initial reference to memory to get the multiplicand after which a series of E/R cycles are required in order to actually carry out the iterative addition and shifting by the Central Processing Unit in order to perform the 35 multiplication. Only the initial reference to Storage is required.

In addition to the three basic cycles I, E and E/R there is the B (Buffer) cycle referred to previously which results nel and the CPU requiring a reference to Storage. cycles do not provide data simultaneously to the DSU and CPU but frequently data is sent to a DSC simultaneously with control information being sent to the CPU and vice versa.

Instruction Counter

The Instruction Counter, FIGURE 2v, determines the address in Core Storage involved during an Instruction cycle. In the normal progress of the program, sequential addresses in storage are interrogated during successive I times because the Instruction Counter normally receives a pulse at the end of each operation to step it up 1 so that a succeeding higher numbered address is referred to on the next Instruction cycle. The orders of the Counter are labelled 3 through 17 in order to agree with the corresponding orders of the Address Register, FIGURE 2i. The loading of the instruction counter occurs at the beginning of each Instruction cycle as will later be described and determines the address of the word comprising the next Instruction except in those I times following a Halt. a successful Transfer or Branch and in certain operations such as Skip which advances the Instruction Counter more than one to cause skipping of instructions.

Instruction Register

The Instruction Register, FIGURE 2h, stores and operates on the information normally received from Magnetic Core Storage as a result of an Instruction cycle until the instruction is completely executed when it is reset to receiving a new instruction. At every I8 time of the Instruction cycle, a one microsecond pulse (abbreviated D1) (see FIG. 2h), causes positions S, 1—9 of the Instruction Register to be reset to 0 and at the same time 18

dicator Register, are reset to 1. The layout of the Instruction Register is as follows: Sign in position S; primary operation, positions 1 through 5; secondary operation, positions 6 through 9; and advance or shift counter data, positions 10 through 17. The information read from the Storage Register, FIGURES 2b-d, into the Instruction Register includes the sign, the primary operation part, and the secondary operation part of the Control Word, while positions 10 through 17 of the Instruction Register receive information from the Address Register, FIG-URE 2i.

On a type A instruction (those that contain a prefix), bits 1 and 2 of the Storage Register are read into positions 8 and 9 of the Instruction Register. All B type instructions (those that do not contain a prefix) read positions 3 through 11 of the Storage Register into positions 1 through 9 of the Instruction Register. During the Instruction cycle, the sign bit in the Storage Register is transferred into the S position of the Instruction Register, where it has no algebraic significance but is used only to expand the capacity of the register, and, thus, make it possible to decode more instructions.

Primary Operation Decoder

Orders 1-5 of the Instruction Register, FIGURE 13, store the primary operation part of the instruction to be performed. The double outputs of each of these orders are analyzed in the Primary Operation Decoder, FIG-URE 14, which resolves the five conjugate pairs of signals into one signal on one of 32 possible decoder output lines. Since only 32 outputs are available from the Primary Operation Decoder and 189 computer operations must be provided for, it is necessary to further employ the output of the Primary Operation Decoder by combining it with bits stored in other orders of the Instruction Register to expand the number of instructions over that offered by the Primary Operation Decoder.

Secondary Operation Decoder

A sense type instruction has its primary code stored from the inter-action between a Data Synchronizer Chan- 40 in the primary operation part of the Instruction Register while the type of Sense is stored in the secondary operation part. For example, in Read Select 0762, the 7 and the 6 are represented by bits in orders 1 through 5 of the Instruction Register while the 2 is indicated by a binary bit in column 8. Whenever an instruction with a primary operation code 7, 6 is decoded the secondary operation part of the instruction is sampled into the Secondary Operation Decoder, FIGURE 15, to bring up a secondary operation output of (0, 2). On the non-indexable instruction, column 8 and 9 of the decoder contain the prefix which was transferred from columns 1 and 2 of the Storage Register. Like the primary part of the Instruction Register, the secondary part is rest at I8 (D1) and read at 19 time.

Address Part of the Instruction Register (Shift Counter)

The 8 positions of the address part, FIGURE 2i, of the Instruction Register form a count-down counter of eight triggers which has a capacity of 255 places. This counter is reset to 1 every 18 (D3) and on a Shift Instruction the number of places to be shifted is placed in the Shift Counter by turning "Off" the appropriate triggers at I12 time. The shift counter is impulsed every microsecond under a machine cycle gate and as the counter goes to 0, it signals the end of the shifting operation. Similarly, shifting during Multiply, Divide and Floating Point operations are controlled by the Shift Counter.

When using a Sense of an Input-Output Unit Instrucduring the early part of the next instruction cycle prior 70 tion, the Address part of the instruction is read into the Shift Counter at I12 time through the address Switch Controls and the output of the Shift Counter during this type of an Instruction are fed to the Class and Unit Select Matrices, FIGURES 149, 150, which in turn feed the positions 10 through 17, and the Shift Counter of the In- 75 Class and Unit selectors, FIGURES 151-160. It is

pointed out that Shift Counter is reset with all triggers "On" and that zeros are then set into the counter since to set it to its proper setting the counter is of the countdown type and the normal reset and set of the counter would cause an erroneous carry.

Address Switches

The Address Switches, FIGURE 110, sample either the Instruction Counter outputs or Adder outputs of posiin the decrement portion of the Storage Register or to display the effective address, it is necessary to route the Adder outputs 3 through 17 through the Address Switches to the Storage Bus Switches, FIGURES 2w-y.

Sign Mixing Circuits

The Sign Mixer Circuits, FIGURE 113, combine all the outputs from the sign bits of the Storage Register, FIGURES 2b-d, the Accumulator Register, FIGURES 2z-22, and the MQ Register, FIGURE 2dd-gg to provide signals indicating that the signs are alike or unlike, and also provide signals from the Instruction Register, FIGURE 2h, indicating when the Address counter reaches the desired count during a Multiply or Divide operation.

Summary of Timing Considerations

Every I time the information from Storage is operated on as an Instruction and the location interrogated during the Instruction cycle is selected by the Instruction Counter, FIGURE 2v. When the End Operation Trigger comes on near the end of last cycle of the previous operation the contents of the Instruction Counter are gated through to the Address Register, FIGURE 2i, at IO(D1) time. The contents of the Address Register at this time indicate the location in Storage that is to be interrogated for a new Instruction. At I2(D1) time, the contents of the Address Register are delivered to the Storage Address Register, FIGURE 2hh (FIGURE 129), of the Core Storage Unit.

When the Storage Address Register has received the address and instruction, it controls the interrogation of the specified location and at I434 (D1/2) time places the contents on the Storage Bus I5 to CT 0.5 of next cycle. At I7 (D1) the information on the Storage Busses is referred into Storage Register, FIGURES 2b, c, d. In preparation for the decoding of this Instruction, the Instruction Register is reset at 18 time. If there is a bit in Storage Register positions 1 or 2 then data from positions 1 and 2 are placed in the Instruction Register positions 8 and 9 at 19 (D1). However, if no bit is present in Storage Register positions 1 or 2, then the bits in Storage Register orders 3 through 11 are set into the Instruction Register at positions 1 through 9, I9 (D1) time. Regardless of the condition of orders 1 and 2, the content of the sign (S) position of the Storage Register is sent into the Instruction Register S position at 19 (D1). The instruction code is received by the Instruction Register at 19 time and is decoded by the Primary Operation Decoder, FIGURE 14, from 19.5 until the succeeding 18 time. The output of the Primary Operation decoder prescribes commands for various arithmetic and logical operations and because of the large number of types of Instructions and the limited capacity of the Primary Operation Decoder, it is necessary to use also outputs 6 through 9 of Instruction Registers along with the outputs of the Primary Operation Decoder for decoding purposes.

The number stored in the Instruction Counter, FIG-URE 2v, is advanced by 1 at III (D1) to effect the interrogation of the next sequential Core Storage address during the succeeding I cycle. This is the normal advance and the advance is only suppressed in special cases as stated above. By this time the program circuits have caused the decoding of the Instruction which controls the types of cycles to follow I time and the Instruction Counter is set for the next sequential address.

When the instruction has been completed, a command line End of Operation control, FIGURE 128, is brought up to turn ON the End Operations Trigger, FIGURE 118, at 10 time of the last cycle of the operation which signals the Cycle Timer to proceed to I time and bring out the next instruction.

Overflow and Carry Triggers and Controls

In FIGURE 123 there is shown two triggers, one for tions 3 through 17. In order to store the Index Register 10 storing the fact that an Overflow has occurred and the other for storing the fact that a Carry out of column Q of the Adder has occurred. A pair of triggers are used in FIGURES 124, one for indicating the presence or absence of a carry into position 9 of Adder and another trigger for indicating the carry out of column 9. In FIGURE 125, there is shown a pair of triggers, one for indicating Floating Point Overflow and the other for indicating Floating Point Underflow. There is shown a trigger in FIGURE 126 which has an input from a predetermined Adder depending upon the size of Core Storage that is used in the system. In this instance, there is a Carry output from Adder 6 to this trigger. Although Locate Drum Address, LDA, is not used in the explanation of this embodiment of this invention and is not ex-25 plained in detail, the fact that Locate Drum Address is not used is pertinent to the extent that the associated controls are down.

In connection with Floating Point Overflow and Underflow detection circuits of FIGURE 127 provide outputs indicative of Floating Point Overflow and Minus on Adder Q sum. In FIGURES 128a, b and c, there is shown the control circuits for End Operation, Storage End Operation in ER time and End Operation in E

Word Format

FIGURE 3a shows the layout of a type A instruction. These instructions use positions S, "1," and "2" for an operation code and are characterized by having a "1" in positions 1 and/or 2. All other instructions contain zeros in both positions "1" and "2." Instructions Transfer on Index TIX, Transfer on No Index TNX, Transfer on Index High TXH, Transfer with Index Incremented TXI, and Transfer on Index Low or Equal TXL use positions 3 through 17 as a decrement part, positions 18 through 20 as an index tag, and bits 21 through 35 as an address part. The index tag selects the Index Register, FIGURES 2f and 2g, to be modified and tested by the instruction. The decrement contains the modifications or test amount and the address specifies the storage location of the next instruction if the test condition is met. Another of these instructions uses only S, 1 and 2 and bits 3 through 35 have no effect on the execution of the instruction.

The format of a type B instruction is shown in FIG-URE 3b, the shaded part representing the field not used by all type B instructions. These instructions are characterized by having an operation part in S, 1 through 11 (1 and 2 contains 0's), an index tag in 18 through 20 and an address part in 21 through 35 for Shift Instructions. Positions 12 and 13 are used as an indirect address tag by all type B Instructions except non-indexable, shift, input-output, variable multiple and variable divide instructions. Position 14 and 15 are not used by type B instructions.

FIGURE 3c shows the format of the type C instructions. Type C instructions use S, 1 through 9, as an operation part (1 and 2 contains 0's), 10 through 17 as a count, 18 through 20 as an index tag and 21 through 35 as an address part. Three of these instructions, Variable Length Multiply (VLM), Variable Length Divide or Halt (VDH) and Variable Length Divide or Proceed (VDP) are indexable and use the index tag for address modification. Convert by Replacement from Accumulator (CVR), Convert by Replacement from MQ (CRQ), 75 and Convert by Addition from MQ (CAQ), are not in-

dexable and use position 20 of the index tag to indicate that the base address of a count cycle is to replace the contents of index register A. The number of convert cycles, the number of bits in the multiplier, or the number of bits to develop in the quotient is specified by the count. While the count field has a capacity of 255, a count larger than 47 may cause indirect addressing to take effect on VLM, VDH, VDP but not on Convert Instructions since such a count places bits in positions 12 and 13. Bits through 21 and 35 specify the storage location of the operand or the base address of the first convert cycle.

FIGURE 3d shows the format of type D instruction. Type D instructions operate in conjunction with columns 0 through 17 or 18 through 35 of the Indicator Register, FIGURE 2a. The 18 bit mask used in Sense Indicator instructions is contained in the positions 18 through 35 of the instruction. Positions S, 1 through 11 contain the operation part with 1 and 2 containing zeros. Position S is used to denote whether the columns left (0 through 17) or columns right (18 through 35) positions of the Indicator Register are used in the instruction. If S contains a "1," the left positions are used, and if S contains a "0," the right positions are used.

In FIGURE 3e, the format of type E instructions is shown. These are defined by plus or minus 0760 in positions S, 1 through 11, do not contain an adress part, and use positions 24 through 35 as part of the operation code. Address modification through an index register is specified by positions 18 through 20, is not prohibited but may cause the operation to be changed.

Data Synchronizer operation makes use of three word formats as shown in FIGURES 3f and 3g and 3h. Word formats of FIGURES 3f and 3g illustrate an instruction word (Control Word) sent to DSC from storage and FIG-URE 3h illustrates a word sent from a DSC to storage. The normal DSC control word specifies the number of words to be transmitted (Word Count) in positions 3 through 17 and specifies the initial storage location in positions 21 through 35 to which data is to be sent or taken from. DSC control is specified by positions S, 1, 2 and 19 and the use of these positions for DSC control are described in detail hereafter. The special DSC control word in FIGURE 3g is a word which modifies the sequential location of other control words for the Data synchronizer as described later. Positions S and 1 contains 0's, position 2 must contain a 1 and position 19 contains a zero. Positions 21 through 35 give the location of the next control word to be used by the DSC.

FIGURE 3h shows the format of an instruction word when a store DSC instruction is executed. The storage location from which the next control word is taken is specified in positions 3 through 17 (location). The storage address of the next word of data is specified in positions 21 through 35 (Address).

FIGURE 3i illustrates the layout of a Floating Point instruction. The magnitude of the binary fraction is given by positions 9 through 35 and the sign of the binary fraction is given in position S. The binary characteristic of the fraction (binary exponent +128) is stored in positions 1 through 8.

In FIGURE 3j, a Fixed Point instruction is illustrated. In fixed-point arithmetic, the 36 bit word in storage is interpreted as containing a sign in S and a 35 bit magnitude in poistions 1 through 35. In logical operations, the word is treated as a 36 bit unsigned quantity.

In FIGURE 3k, a six character binary coded data (BCD) word format is indicated. It will be discussed in some detail later.

structions and data information by the type of cycle selected. Words read out of memory during an instruction cycle are channeled to the Instruction Register where the stored manifestations of the bits comprise a representation of the instruction. Information read from memory 75 according to FIGURE 135 between Gate Mixing, FIG-

22

during an execute cycle is always handled as numeric

Automatic Address Modification

When an iterative program operates on different items of data during each step of the iteration, it is necessary to change the addresses of instructions which further refer to this data before each iteration. Without the use of automatic address modification, instructions which change the addresses of other instructions may constitute a large number of instructions in a given program. When the address of the instruction is brought to the Storage Address Register, it passes first through the Adders and Address Switches. If indexing (address modification) is desired the 2's complement of the amount in one of a chosen of the Index Registers is brought into the Adders at the same time in positions 3—17. The result of this adder operation is that the Address Switches receive the difference between the address and the contents of the selected Index Register and this difference is known as effective address. The execution of the instruction proceeds in the usual manner using the effective address. Each index register serves as an accumulator register so that its contents can be increased and decreased by the execution of certain indexing instructions. The Index Register can receive information from either the decrement portion or the address portion of the instructions, from the Accumulator or from the Instruction Counter and it can send information to Adders for address modification, to the Accumulator or to Storage. Selection of an Index Register is made by bits in Storage Register locations 18, 19 and 20. Further address modifications may be had by providing bits in positions 12 and 13 in the Storage Register. By means of controls, FIGURE 98, the contents of the Storage location referred to are not added, but instead the address found at this Storage location specifies the location from which data are to be added to the Accumulator. Both of these addresses may be indexed by the same or different Index Registers, each word containing its own tag in positions 18, 19 and 20. Indirect addressing may be used with all indexable transfer instructions and with all other indexable instructions which make a reference to Storage.

Magnetic Core Storage Organization

Referring now, in general, to FIGURES 2hh through 11 and specifically to FIGURES 129 through 147, the Data Processing System employs a three dimensional Magnetic Core Storage Device and associated storage controls. Outputs from the Address Register, FIGURE 2i, and DSU Address Switches, FIGURE 2ww, are provided as inputs to a Storage Address Register shown in FIGURE 2hh, the specific logical contents of which are shown in FIGURE 129. Certain timing pulses are provided to a Pulse Generator shown generally in FIGURE 2jj and specifically in FIGURES 130a, b and c which provides output signals to the Memory Address Register, FIGURE 2hh. The Memory Address Register provides outputs to an X Address Decoder, FIGURES 131a and 132b, and to Y Address Decorder, FIGURES 132a and 60 131b. Both the X and Y Address Decoders have outputs to respective ones of a pair of Read Bias and Write Gate Mixing Circuits, FIGURE 133. Timing pulses are provided from a Read-Write Gate generator, FIGURES 134a and b, to the Gate Mixing Circuits; to the X and Y 65 Address Decoders, FIGURES 131a and 132b and 132a and 131b, respectively; and to the Read Bias and Write Gate Mixing controls, FIGURE 133. Output lines 133.01 and 133.02 are provided from Read Bias and Write Gate Mixing circuits to the inputs of an X Matrix Switch Write The Central Processing Unit distinguishes between in- 70 Driver, FIGURE 135. Outputs 131A.01-08 are provided from the X Address Decoder to an X Matrix Switch Read Driver, FIGURE 136, and outputs 131b.0.-08 are provided from FIG. 131b to Read Bias and Write Gate Mixing Circuits, FIGURE 133. Connections are made

URE 133, and an X Driver Matrix Switch, FIGURE 141a. The 64 output lines of this X Driver Matrix Switch are provided as inputs to the Core Array, FIGURE 138a, each output drives one of 64X drive lines in the array as indicated in FIG. 138a when that driver line has been addressed. Outputs are provided from a Read Bias and Write Gate Mixing, FIGURE 133, to the Y Matrix Switch Write Driver, FIGURE 139, and outputs are provided from the Y Address Decoder to the Y Matrix Switch Read Driver, FIGURE 140. Connections are made according 10 to FIGURE 133 between the Address Decoder, FIGURE 131a, and a Y Matrix Switch, FIGURE 139. Outputs 132A.01-08 are provided as inputs to the Y Matrix Switch Read Driver, FIGURE 140, and connections are made according to FIGURE 140 to the Y Driver Matrix Switch, 15 FIGURE 137a. Sixty-four Y Drive lines of Y Matrix Driver Switch, FIGURE 137a, are provided to the Core Array, FIGURE 138. Thirty-six digit windings shown in FIGURE 138 are provided to inhibit the writing of a "1" in a selected core as will be described in detail later.

Communications with Core Storage from either the Central Processing Unit or Input-Output devices are made through a Sense Amplifier Buffer and Input-Output Switching Register, FIGURES 2-11 (FIGURE 142). Outputs 142A.03; 142A.04; 142A.05; 142B.03; 142B.04; 25 142C.03 and provided to Storage Bus Switching, FIG-URES 2w-y (FIGURES 11b, c, d) and 36 output lines 142.01 are provided as inputs to a Digit Plane Select Circuits FIGURE 143. Thirty-six outputs of the Digit Plane Select Circuits are provided to a Digit Plane Driver Unit, FIGURE 144; the latter having 36 digit plane drive outputs which are connected to the Core Array, FIGURE 138, as previously described. With the energization of a selected X and Y line, outputs from cores at the selected address are present at the Sense windings of the Core Array to the input of the Sense Amplifier Buffer and I/O Switching, FIGURE 142. Control lines are provided to the Sense Amplifier Buffer and I/O Switching, FIGURE 142, by way of an Address and Operations Control, FIGURE 145 and, in turn, by way of Read-Write Control, FIGURE 146. (Adders and operations control are part of CPU) (Inputs to the Adders and Operations Control are from the Central Processing Unit and are shown specifically in FIGURE 145.) Inputs are provided to the Test Circuits shown generally as FIGURES 147a, b and c from the Sense Amplifier Buffer and I/O Switching Register and from the Pulse Generator, FIGURES 130a and b. An understanding of the Test Circuits is not necessary for an understanding of the invention. Accordingly, no specific details are mentioned except in those instances where a control line is operated as an incident to the operation of Core Storage.

In FIGURE 138, there is shown a diagrammatical view of a Core Array in which cores are arranged in square arrays such that each core is situated at the junction of two mutually perpendicular single turn windings that are called the X and Y windings. If I is the minimum current necessary to change a core from the "zero" state to the "one" state then if current

$$\frac{I}{2}$$

is supplied to the single X and a single Y winding, the only core which can change state is the one at the intersection of these two windings. Four windings actually pass through each core and are called the X, Y Digit and Sense Windings as shown in FIGURE 138b. The planes are stacked vertically to form a three dimensional array of 36 planes, each X or Y winding being connected in series with the corresponding X or Y winding in the planes above or below it. Currents of

24

are applied to one X and one Y winding and a vertical line of cores is selected at the intersection of the planes at which the X and Y windings lie. The Digit and Sense windings, however, are not connected between the various planes. The process of reading information from the selected vertical line of cores leaves that line of cores of 36 positions in "zero" state and, therefore, to prevent the loss of the information read out it becomes necessary to write "ones" in those cores which has previously contained "ones." This process is accomplished producing magnetizing currents for writing "ones" in the entire line of cores, but whenever a "zero" should appear, an inhibit signal is returned to the plane associated with that digit from the digit winding to cancel a portion of the magnetizing effect which suppresses the writing of a "one" in that plane. More specifically, during the Write cycle the Core Plane Address to be written first receives a Read pulse which changes the full address of 36 positions to "zero." The Sense winding output 20 is supressed at the output of the Sense Amplifier which prevents setting the Storage Buffer triggers to the contents of the Address which has been read from. At Write time the Read in sample together with the Storage Bus outputs either turns on the Buffer Triggers for those outputs containing a "one" or leaves it off as in the case of reading a "zero." After the Buffer Triggers have been set, the Write current is sent to all 36 cores of the Address to be written tending to cause all "ones" to be read into that Address. Where "zero" is to be written into a particular core the writing of the "one" is suppressed by the Storage Buffer Lines 142a.01S through 142a.01.11; 142b.01.12; 142b.01.23; 142c.01.24; 142c. 01.35 which go to the Digit Plane Select circuits of FIGURE 143 to bring up the Digit Plane Select lines 143.01S through 143.01.35 to inhibit "ones" from being written into respective planes associated with each Digit Plane Select winding. Since a Write operation is always preceded immediately by a Read operation during any selection of a Memory Address, the selected core is always in a "zero" state when writing starts. To write a "zero" into a core the X and Y windings are each pulsed simultaneously with current of

and the Digit Plane winding receives an inhibit pulse of

50 which results in a net of

to the core which is insufficient to switch the core from $_{55}$ "zero" to the "one" state.

Read and Write Operation

A Store Instruction is one that writes the contents or partial contents of a Central Processing Unit Register 60 at an address in Core Storage specified by the Store Instruction. This is commonly referred to as Writing. Other instructions cause the contents of some Addresses in Core Storage to be read out and sent to the CPU for the purpose of adding, subtracting and so forth, depending upon the instruction, and this is referred to as Reading. For example, the instruction Store +0601 with an Address of 0700 (octal) is assumed to be located at Address 0777 (octal) in Core Storage. The Instruction Counter in the Central Processing Unit, FIGURE 2v, normally tells the machine where to go in Core Storage during an Instruction cycle and get the next instruction and in this example, contains the Address 0777 (octal) in the positions indicated below:

Instruction Counter Position 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 75 Contents 0000001111111111

Until 16 time the output of the Instruction Counter feeds the Address Register, FIGURE 2i, in the Central Processing Unit and the contents thereof are transferred into the Address Register at 10 (D1) time. At 12 time, the contents of the Address Register positions (FIGURE 2i) 6 through 17 or the contents of the DSU location Register are transferred to the Storage Address Register, FIGURE 2hh, located in Magnetic Core Storage. Each position of the Storage Address Register, FIGURE 129, has three outputs, making the total of thirty-six and is 10 divided into four major divisions as shown schematically in FIGURE 148a: the group of bit positions 6, 7 and 8 comprises the Thousands position; 9, 10 and 11 comprise the Hundreds; the group of bit positions 12, 13 and 14 and 17 comprise the Units. Each of these four groups has six outputs 129a.01-129a.12 and 129b.01-129b.12, labeled 6, 6, 7, 7 and so forth. The Address Decoder, FIGURE 132b, decodes positions 6, 7, and 8; Address Decoder, FIGURE 131a, decodes positions 9, 10 and 11; Address Decoder, FIGURE 131b, decodes positions 12, 13 and 14; and Address Decoder, FIGURE 132a, decodes positions 15, 16 and 17. The address contained in the Storage Address Register and placed in the Address Decoders is 0777 (octal) and accordingly, in FIG-URE 132a, Storage Address Register 15 line 129b.08 is up; Storage Address Register 16 line 129b.10 is up; Storage Address Register 17 line 129b.12 is up; Storage Address Register 15 line 129b.07 is down; Storage Address Register 16 line 129.09 is down; Storage Address Register 17 line 129b.11 is down; and when the Read Gate line 134a.02 comes up; Read Address 7 line 132a.01 is up since all inputs to its AND circuit are up. In FIGURE 131b, Storage Address Register 12 line 129b.02 is up; Storage Address Register 13 line 129b.02 is up; Storage Address Register 14 line 129b.04 is up; Storage Address Register 12 line 129b.01 is down; Storage Address Register 13 line 129b.03 is down; Storage Address Register $\overline{\bf 14}$ line ${\bf 120}b.{\bf 05}$ is down. Address ${\bf 70}$ line ${\bf 40}$ 131b.01 is up since all the inputs are up to its AND circuit. In FIGURE 131a, Storage Address Register 9 line 129a.07 is down; Storage Address Register 9 line 129a.08 is up; Storage Address Register 10 line 129a.09 is down; Storage Address Register 10 line 129a.10 is up; Storage Address Register 11 line 129a.11 is down; and Storage Address Register 11 line 129a.12 is up. When the Read Gate line 134a.03 comes up, an output is provided on Read Address 700 line 131a.01, since all the inputs to its AND circuit are up. In FIGURE 132b, the Storage Address Register 6 line 129a.02 is down; the Storage Address Register 7 line 129a.04 is down; the Storage Address Register 8 line 129a.06 is down; Storage Address Register 6 line 129a.01 is up; Storage Address Register 7 line 129a.03 is up; Storage Address Register 8 line 129a.05 is up. Accordingly, an output is provided on an Address 000 line 132b.08 since all of the inputs to its AND circuit are up. The outputs from the Tens and Thousands Decoders, FIGURES 131b and 132b, respectively, are available as soon as the Storage Address Register is read into at I2 (D1). However, the Units and Hundreds Decoders await a Read Gate pulse on lines 134a.02 and 134a.03 from the Read and Write Gate Generator before their outputs are up. allows time to set up the biasing of the Switch Cores before the Selected Switch Cores are actually transferred. The outputs 131b.01 and 132b.08 for the Tens and Thousands Address Decoders are sent to Read Bias and Write Gate Mixing circuits, FIGURE 133, and here their outputs are logically inverted for providing from each of these circuits seven lines which are up and one which is down. The seven lines that are up from the Read Bias and Write Gate Mixing circuits for the Thousands Address Decoder are sent to the X Switch Core Matrix.

FIGURE 135, and the seven lines which are up from the Mixing circuits from the Tens Decoder are sent to the Y Switch Core Matrix, FIGURE 139. As shown in Timing Chart, FIGURE 148b, both Switch Core Matrices are biased and a Read Gate Line comes up at approximately I3.5 time which allows the Units and Hundreds Address Decoders, FIGURES 132a and 131a, to select the correct Switch Core in both the X and Y Matrix.

26

With reference to FIGURE 138, the Read-Out of a 36 bit word from the 36 sense windings to the Buffer Register, FIGURE 142, is accomplished by the use of Switch Cores shown in FIGURES 137 and 141. Since each of the 36 Core Planes in the Core Storage Unit is a 64 x 64 Array the Two Switch Core Matrix Panels comprise the Tens; and the group of bit positions 15, 16 15 are used to provide 64 X Drive lines and 64 Y Drive lines as shown in FIGURE 138, at the top of the figure. FIG-URE 137a shows an 8 x 8 Switch Core Matrix having 64 Y Drive Address lines which go to the Core Array shown in FIGURE 138. The cores shown diagrammati-20 cally in FIGURE 137a are each identified by an Address shown thereon and are illustrated in detail in FIGURE 137b. The Switching Cores have a substantially rectangular hysteresis loop with a Read winding having terminals identified by the numbers 1 and 9, a Write winding having terminals identified as 4 and 6 and a Secondary winding having terminals 7 and 8 with the polarities as indicated by the dots shown in the figure. When the Write winding is energized, the switch core remains magnetized in the state representative of "zero"; and when current is provided to the Read winding, the switch core is magnetized in the opposite sense indicative of a "one." A switch core is said to switch when current is provided in the Read winding sufficient to cause a residual magnetism to change from "zero" to "one." Likewise, sufficient current in the Write winding switches the core from "one" to "zero." A magnetizing force applied through the Write winding has very little effect on the core already magnetized in that direction and a magnetizing force applied to the Read winding has little effect on a core already magnetized in that direction. The Write winding provides the biasing force which, when used simultaneously with a magnetizing force applied on the Read winding, prevents the core from switching due to cancellation of the flux.

The line pairs coming from the Y Matrix Switch Read, FIGURE 140, are related to the Units position, of the Address as previously mentioned, FIGURE 148a, so that the lines associated with the Units position Address are up and the other seven pairs of lines associated with the Non-Selected Units Address are down. For example, the Read Address 7 line 132a.01 is up providing an input to the Matrix Switch Read Amplifier of FIGURE 140 bringing up the Read Driver input line to the Matrix Switch Driver, which provides current through the line 55 149.01. In FIGURE 137a, the Matrix Switch Read Driver Address (7) line 140.01 is up which provides current through the series Read coils of the Switch Cores terminals 1 and 9 of Address Cores 77, 67 and so forth through terminals 1 and 9 of Address (07) Switch Core and from the 9 terminal back to the Read Address 7 Feedback line 140.02. The Read Address Feedback line is returned to the Y Matrix Switch Read Driver of FIGURE 140. In this regard, it is pointed out that current flows from a negative D.C. potential at the cathode to plate of 65 the Matrix Switch Driver through the Read windings in series and through the Feedback line to the cathode of the Matrix Switch Read Amplifier and to ground through the lines 140.03, shown in FIGURE 140. Since the cathods of the Matrix Switch Driver is at a negative potential of 130 volts essentially positive B+ is provided to the Matrix Switch Driver. Thus, the Read windings of the Switching Cores Address 77, 67, 57, 47, 37, and 27, 17 and 7 are carrying magnetizing current sufficient to cause a residual magnetism to change the state of from "zero" 75 to "one."

Referring now to FIGURE 131b, the Tens Address Decoder, Address line 131b.01 for Address 70 is up to the Write Driver Select circuits, FIGURE 133, but the Write Gate line 134b.03 is not up until about 19 time. However, the Address 70 line is up and inverted to an AND circuit at the more negative level. Even though the Read Bias Gate line 134a.01 is up there is no output from the AND circuit since the inverted Address 70 line is down.

With reference to the Address Decoder, FIGURE 131b, it will be noted that although the 131b.01 line is up that 10 the other seven lines 131b.02 through 131b.08 are down. Accordingly, in the Write Driver Select circuits of FIG-URE 133, the output of the Write Driver Select circuits for the Address 70 is down, but the outputs of the Write Driver Select circuits for the Addresses 60, 50, 40, 30, 20, 10 and 0 are down. Therefore, with reference again to FIGURE 133, the Address lines 131b.02-08 being down provides outputs which are up from the inverters and the Read Bias Gate line 134a.01 is up at I2 near the beginning of the cycle providing outputs on lines 133.01 and 133.02 for Matrix Switch Write Driver lines for the Addresses 60, 50, 40, 30, 20, 10 and 0 as shown in FIGURE 137a. In FIGURE 137a, it will be noted that the Matrix Switch Write Driver Address line 70 is connected to the 4 terminal of the Address 77 core and that the 4 and the 6 terminals are those terminals for the Write coils which are connected in series from the Address 77 core through the Address 70 core. The 6 terminal of the last mentioned core is connected to the Write Address 70 Feedback line as shown. As previously mentioned, the Matrix Switch Write Driver Address 70 line is down and accordingly, current is not provided to the Write coils of the series-connected Switching Coils of Addresses 77-70. However, current is supplied to the Write coils of the other rows of Address Switching cores by way of the Matrix Switch Write Drive Address 60, 50, 40, 30, 20, 10 and 0 lines as mentioned previously with regard to the Write Driver Select circuits of FIGURE 133. In summation, the Address Switching cores 77, 67, 57, 47, 37, 27, 17 and 07 have their Read coils energized; the Switching Cores Address 67, 57, 47, 37, 27, 17 and 07 also have their Write coils energized; the net effect on the last mentioned cores is that they are not switched, but the Address Core 77 is switched since it has only read current supplied. The Switching Cores 66-60; 56-50; 46-40; 36-30; 26-20; 16-10; and 6-0 receive current through their Write Coils which tends to switch the core from a "one" to a "zero." However, since the last mentioned cores are already at that state the magnetizing force is ineffective to change The Switching Core Addresses 76, 75, 74, 73, 72, 71 and 70 have neither the Read nor the Write coils energized so that no change of state takes place. Switch Core Address 77 has only the Read coil energized as previously described and is switched from "zero" to "one." This change of state from a "zero" to a "one" in effect induces a voltage in the secondary winding which is felt on the Y Drive Address 7 line which goes to Core Plane, FIGURE 138, and provides

 $+\frac{I}{2}$

Similarly, the Hundreds Address is decoded, FIGURE 131a, and provides an input on line 131a.01 to the X Matrix Switch Read Driver, FIGURE 136, to bring up the Read Address 700 Matrix Driver. The Thousands Address Decoder of FIGURE 132b inverts the selected output 132b.08 in FIGURE 132b inverts the selected output lines associated with the Address 9000 which is down and seven pairs associated with Addresses 7000—1600 which are up to the X Matrix Switch Core panel, FIGURE 141. Specifically, Matrix Switch Core panel, FIGURE 141. Specifically, Matrix Switch Write Driver Address are up whereas the Matrix Switch Write Driver Address or Write Driver Add

28

This change is felt on the X Drive Address 0700 line which provides

 $+\frac{I}{2}$

to the Selected X Drive line. Thirty-six cores are acted upon since each X or Y winding is connected in series with the corresponding X or Y windings in the planes above or below it. A Sense winding is threaded through all the cores in each plane so that in FIGURE 138 there are two terminals for the Sense winding for each plane and there are two terminals provided to the Sense Amplifier Buffer Register, FIGURES 142a, b and c. More specifically, two terminals from each of the thirty-six planes are applied to the input of the primary of the transformer, as shown in FIGURE 62, U.S. patent application Serial Number 592,545, filed July 6, 1956, title: Data Coordinator. For each plane having a "1" an output is provided from the Sense Amplifier to the AND circuit having two other inputs Read Control 146.03 and Read-Out Sample 130a.07. For a "1," an output is provided through the OR circuit and Cathode Follower to turn on the Buffer Register Trigger. When a "0" is being read, there is no output from the Sense Amplifier and accordingly, the trigger remains in a state indicative of a 'zero." Since the Read-Out is destructive and the location (0777) specified by the Address now contains "zero,"

it is required that the word written out into the Buffer Register be read back into the Address specified, (0777). It will now be described how "ones" are written in those cores of Address 0777 which had previously contained 'ones" and which are now contained in the Storage Buffer Register, FIGURE 211 (FIGURES 142a, b, c). This operation is accomplished by setting up circuits for writing "ones" in the entire line of cores, but in those positions in which a "zero" should appear, an inhibit signal is returned to those planes associated with the "zero" digits by way of the individually associated Digit Plane windings, which causes suppression of the writing of "ones" in those planes. The timing of the Inhibit Gate is shown in the Timing Chart, FIGURE 148b. After the Read-Out operation, the X and Y Switching Cores corresponding to the Address from which the information was read are in the "one" state. That is, they have been switched to 45 provide an output in the Secondary which drives the cores in the Selected vertical line, FIGURE 138, from the "one" to the "zero" state to provide an output from the Sense windings indicative of the values contained in the selected thirty-six cores. To write the information contained in 50 the Buffer Register back into the Core Array, advantage is taken of the fact that the Switch Cores for the Address Read-Out are now in the "one" state. During Write time all inputs to the Read Windings, FIGURES 136 and 140, of the Switch Core Matrices (FIGURES 137 and 141), 55 are suppressed by a Read Gate lines 134a.02 and 134a.03 (FIGURES 132a and 131a). This is to say that the Read Gate provided on the line 134a.02 to the Address Decoder circuit in FIGURE 132a and the Read Gate provided on the line 134a.03 to the Address Decoder circuit 60 in FIGURE 131a are down. Accordingly, there will be no output from either the Address Decoder, FIGURE 131a, or the Address Decoder, FIGURE 132a. The outputs of the Thousands Address Decoder, FIGURE 132b, and the Tens Address Decoder, FIGURE 131b, are not inverted. With reference to FIGURE 133, for example, the Read Bias Gate on line 134a.01 is down which prohibits the passage of the inverted output from the Address line, but the Write Gate on the lines 134b.03 is up which brings up the selected one of the Read Bias or Write Address lines which output is provided to the X Matrix Switch Write Driver Address (0000) lines of FIGURES 135 and 141. Similarly, the output of the Tens Address Decoder, FIGURE 131b, is passed through Read Bias and Write Gate Mixing, FIGURE 133, and is provided as an

line of FIGURES 139a and 137a. With reference now to the Y Driver Matrix Switch, FIGURE 137a, it will be noted that the inputs from Y Matrix Switch Read Driver, FIGURE 140, are all down and that the only input to the Y Driver Matrix Switch is on the Matrix Switch Write Driver Address 70 from FIGURE 139. Recalling now that the Address (77) Switch Core was the only one which was changed from the "zero" to the "one" state, it is apparent that the application of current to the Write coil causes the Address Switch core 77 to switch from the "one" to the "zero" state. However, other Switch cores are not affected in this manner since they are already in the "zero" state and the magnetizing force applied is therefore ineffectual to cause a significant voltage in the Sense Output winding or Secondary Output winding. These, of course, are the cores having Addresses 76, 75, 74, 73, 72, 71 and 70. Accordingly, an output is provided on the Y Drive Address 77 line of FIGURE 137a to FIGURE 138. Similarly, with reference to the X Driver Matrix Switch, FIGURE 141a, the inputs from the X Matrix Switch Read Driver, FIGURE 136, are down and the only input from X Matrix Switch Write Driver, FIGURE 135, is provided on the Matrix Switch Write Driver Address (0000). It is pointed out that this provides the Write current to the Write coil of Switching Core Address 0700 which is the only core in the X Driver Matrix Switch Array which has been changed from the status of "zero" to "one." Therefore, this core when provided with a Write current in the absence of the Read current switches from "one" to "zero" and the voltage induced in the Secondary winding is provided on the X Drive Address line 0700 to the Core Array of FIGURE 138. Since a current of

is provided to a selected one of the Y drive lines and a current of

is provided to selected one of the X Drive lines shown in FIGURE 138 each of the thirty-six cores in the vertical line selected would normally be switched from the "zero" to the "one" state. However, through the use of the 45 thirty-six digit plane windings, selected ones of the cores which were normally in the "zero" state prior to reading out will be preserved in the "zero" state in the following manner:

With reference to the Sense Amplifier Buffer Register 50 and I/O Switching, FIGURES 142a, b and c, it will be noted that there is provided a line 142a.01, 142b.01 and 142c.01 which is Storage Bus Trigger (N) Off. Accordingly, when each Trigger in the Buffer Register is in the "Off" condition as indicated by conduction of the righthand side of the Trigger, the left-hand side is "Off" with the plate at its higher positive potential which is interpreted on the output lines Storage Buffer Trigger (N) Off as the "Off" condition, and these outputs are provided from the Buffer Register to the Digit Plane Selector circuits, FIGURE 143. The inhibit Gate comes up at 18.5 and for each of the thirty-six positions containing a "zero" in the Buffer Register an output is provided from the Digit Plane Select circuits on selected ones of the lines 143.01.S through 043.01.35. The outputs are provided to the Digit Plane Driver in the manner shown in FIGURE 144 for driving the Digit Plane windings shown in FIG-URE 138 for those of thirty-six positions containing "zeros." The current provided to the Digit winding is sufficient to cancel the total effect of the current provided to the Y and X Drive lines since

is the current required to switch the core) and the current provided to the Digit Plane winding is sufficient to overcome at least a portion of this current thereby prohibiting the switching of the core from the "zero" the "one" state on Writing operation. When a word is to be written into Core Storage in response to a Store instruction, the operation proceeds almost as previously described with respect to a Read instruction. However, before a Write pulse can be generated from the Switch Cores, the Switch Cores associated with the selected address must be placed in a Write status and this can be done by causing the proper Switch Cores to first provide a Read current. Therefore, for a Write cycle the Core Plane Address to be written first receives a Read pulse which causes the contents at the Address specified to be all "zeroes" in all 36 positions. Output signals will be present on those Sense Windings having a core change from the "one" to the "zero" state but these are suppressed at the output of the Sense Amplifier since the Read-Out Sample line 130a.07 is down. At this time the selected Switching Cores of the X Matrix Switch and the Y Matrix Switch have been switched from the "zero" to the "one" for providing outputs to the Selected vertical line of cores causing them to change from a "one" to a "zero." Information is present on the lines 142a.02, 142b.02 and 142c.02 from the Storage Bus or in the alternate is present on the DSU Storage Bus 142a.06, 142b.05, 142b.04. When the Read-In Sample signal is provided on the line 130a.05 together with the Write Con-30 trol signal on 164.02 the trigger is turned on for those positions having "ones" present at the inputs (that is, having the input lines up).

After the Buffer trigger has been set, the Write current is sent to all thirty-six cores of the Address to be written which causes all "ones" to attempt to read into that Address. Where "zero" is to be written into a particular core the writing of a "one" is suppressed by the Storage Buffer Trigger Off line 142a.01, 142b.01 or 142c.01 in the manner previously described. The Buffer Register trig-40 gers are reset by way of the lines 130b.01, Reset Storage Address Register and Buffer Register between 0.5 and 1.0

Component Circuits

A detailed description of the principles of operation of a Magnetic Core Storage device may be had in U.S. patent application, Serial Number 592,545, filed July 6. 1956, and referred to previously. A detailed description of a Central Processing Unit of the parallel binary type is described in Computer for 701, copending application Serial No. 419,642, Philip E. Fox, filed March 30, 1954, and includes basic instructions and typical circuits for causing their performance. Especially applicable are FIGURES 1b, 1d, 1f and 1g, which correspond generally to devices employed in the present invention. Other operations, particularly those utilizing Input-Output units such as magnetic tapes are disclosed in the copending application, Serial No. 401,648, Bartelt et al., filed December 31, 1953, and in the copending application, Serial No. 401,502, of Bartelt et al., filed December 31, 1953. Further description may be had with reference to similar arithmetic elements in "IBM" Type 701 Computer, by H. D. Ross, Proceedings of the I.R.E., vol. 41, pages 1287-1294, October 1953.

The Storage Register, Accumulator Register, and Multiplier Quotient Register are composed of microsecond delay units which are storage units having the particular capacity of being able to accept information and transmit information at the same time. These units are described in detail in U.S. Patent Re. 23,699. The Adder and True Complement controls comprise thirty-five full Adders and two half Adders of the type explained in detail with reference to FIGURES 7b and 7c of applicais provided to each of the X and Y Drive lines (which 75 tion, Serial Number 419,642 referred to previously. The

True complement controls are those circuits that control the input to the Adders and consist of switching circuits and inverters. The switches control the time of entry of a word into the Adder and also determine whether the digits pass through the Inverter or not. Thus, a word 5 entered into the Adders may be either true or complement. The Indicator register is composed of triggers of the bistable multivibrator type which remain in one or the other of two stable states until forced by external signals to assume the other state. The trigger is said to be "On" when its left side is conducting, and therefore its left side is called the "On Side" and the right side is the "Off Side." In this instance, a trigger is said to be storing a "1" when On and a "0" when "Off." In this embodiment of the invention, circuits are arranged to operate 15 at voltage levels at a - 30 volts and a + 10 volts. When a line is referred to as being in the "Down" condition, it is to be assumed that the line is at a -30 volts, and conversely when a line is said to be in the "Up" condipotential.

Circuits employed in the practice of this invention have been designed to function in a one microsecond period which has been the usual period employed in similar machines by the assignee of this application since 25 the Type 701 Computer was introduced. Computer type circuits are used throughout the patent applications to which reference is made and a detailed explanation of the circuits themselves and of the modifications thereof are not considered necessary because of the present state 30 of the art. Throughout the description of operation no reference is made to passive elements such as to cathode followers, level setters and the like. It is obvious that the characteristics of these elements vary and are largely determined not only by the component load but also by 35the length of conductors coupling one circuit to another.

Indirect Addressing

To illustrate the invention by example, a Clear and Add Indirect Addressing Instruction is used as shown in 40 FIGURE 4. The Clear and Add (CLA+0500) instruction is a type B instruction illustrated in FIGURE 3b and has an operations part in positions S through 11 with "zeros" in positions 1 and 2, a tag in positions 18, 19 and 20, binary "ones" in positions 12 and 13 to indi- 45 cate indirect addressing and an address to which reference is made in Storage in positions 21 through 35. The CLA instruction is brought from the Storage Busses to the Storage Register by the Minus to Suppress Storage Bus to Storage Register line (always up in this instance 50 of application) and the 17 (D1) line in FIGURE 53a. Storage Register positions 3 through 11 are placed in positions 1 through 9 of the Primary Operations part of the Instruction Register, FIGURE 13a, by the lines 99.05 and 99.06. In FIGURE 13a, Instruction Register 1 lines 13a.05 through 13a.08 are up, Minus on Instruction Register 2 lines 13a.09 through 13a.12, Instruction Registers 3 lines 13a.19 through 13a.21 are up, Minus on Instruction Register line 13a.22 is up, Minus on Instruction Register 5 line 13a.25 is up. In FIGURE 3b, 60 Minus on Instruction Register 6 lines 13b.01 through 13b.13 are up, and Minus on Instruction Register 7 lines 13b.25 through 13b.37 are up. In FIGURE 13c, Minus on Instruction Register 8 lines 13c.01 through 13c.19 are up and Minus on Instruction Register 9 lines 13c.37 through 13c.53 are up. Thus, in the Primary Operation Decoders, FIGURE 14b, the lines 1, $\overline{2}$, $\overline{3}$, $\overline{4}$, and $\overline{5}$ are up providing an output (5, 0) indicative of the tens and hundreds positions of the operation code. Accordingly, in FIGURE 14d outputs are provided on lines 14d.16 through 14d.22. In FIGURE 100, the trigger is "Off" and the lines 100.01 through 100.41 are up indicating Instruction Register Sign Plus.

In FIGURE 90a, Indexing Controls, the lines Storage Register 1 and 2 are down since the instruction contain 75 decoded until the Indirect Address Control trigger is

zeros in these two positions. Storage Register 8 and 9 lines are down as well, so the output of the inverter is Therefore, from 19 until CT1 the Indexable Instruction lines 90a.01 through 90a.03 are up to Carry One to Adders 17, FIGURE 89b, Index Register Entry Control, FIGURE 89a, and Indirect Addressing Control, FIG-URE 98. When the Indirect Addressing Control Trigger comes "On" at I10, it holds up the Indexable Instruction line for so long as the Indirect Addressing Control Trigger is "On" even though the status of the Storage Register lines 1, 2, and 8 and 9 may change. The line 90a.03 goes to Indirect Addressing Controls, FIGURE 98, where it is combined with Storage Register 12 line, Storage Register 13 line (bits in 12 and 13 identify an indirect addressing word), and Minus on Floating Point Trap or Interrupt to bring up the outputs of the AND circuit. Instruction Register 1 line 13a.08, and Minus on Instruction Register 2 line 13a.10 are up and at A10 (D2) the line 122k.07 turns "On" the Indirect Addresstion it is to be assumed that he line is at a +10 volts 20 ing Trigger. The Indexable Instruction line 90a.03, Storage Register 12 and 13 line 5b.05, Minus on Floating Point Trap or Interrupt line 22.01, Instruction Register 1 line 13a.08, and Minus on Instruction Register 2 line 13a.10 combine to provide an output Go to E Time (IA Instruction Store and Trap) line 98.01 and the line 98.02, Minus on Go to E Time, goes down. The line 98.01 Go to E Time goes to Cycle Timer Control, FIGURE 118, where it brings up the Go to Execute Time Control lines 118.01 and 118.02. The line 98.18 goes to Indexing Operation in Storage Register 18 through 35 to Adders P through 17, FIGURE 86a, to bring up the lines 86a.01 through 86a.12. The line 98.17 goes to Address Switch Input Controls, FIGURE 110, to provide an output on the Adder to Address Switch Control line 110.04 to gate the address into the Storage Address Register, FIGURE 129. In Index Register to Adder Controls, FIGURE 87a, the Indexable Instruction line 98.02 is up to bring up the lines 87a.01 through 87a.09 which go to the Adder positions 3 through 17 to gate the output to the Index Register Mixing, FIGURE 52.

Index Register A has an octal address of 1 which appears in positions 18, 19, and 20 as 001. Index Register B has an octal address of 2 and a bit configuration in positions 18 through 20 of 010. Index Register C has an octal address of 4 and a bit configuration in positions 18 through 20 of 100. Assume in this instance that Index Register A is addressed, then there will be "zeros" in Storage Register positions 18 and 19 and a "1" in Storage Register position 20. Accordingly, in Index Register to Adders Gating, FIGURE 51, the line Minus on Master Stop Trigger "On" is always up for the purposes of illustration of this invention. The Storage Register 20 line is up to provide an output on the Index Register A to Adders lines 51.01 and 51.02. The Index 55 Register A column N output lines 9.01.03 through 9.01.07 are gated through to bring down the complement index column N output lines 52.01 through 52.09. The line 98.20 goes to Cycle Timer Control, FIGURE 118, to take a second Execute cycle.

It is pointed out that in the CLA instruction the operation is decoded at 19 since Clear and Add does not interfere with the Indirect Addressing operation. However, if the Indirect Addressing and Control Trigger Off line 98.14 is down decoding via the Primary Operation Decoder, FIGURES 14a and b, is prevented in the cases of codes (5, 4), (3, 2), (4, 8), (4, 4), (6, 2), (6, 0) and (6, 4) because in these instances the decoding of the tens and hundreds position the operation code would cause operations which are not compatible with the Indirect Addressing operation. Accordingly, in the Timing Chart it is shown in the example given so far, the operation is decoded in FIGURE 14 as usual, but in other of the instructions to which the foregoing operation code may apply the decoding operation is prevented from being

turned "Off" at which time the operation is decoded as E1 time as shown in the Timing Chart.

During the Execute cycle following the Instruction cycle, the word brought from the location in Storage specified by the Address portion of the CLA Instruction is modified by the Indexing Operation if the Instruction so directs. This word may or may not provide reference to another location in Storage which specifies the location from which data are to be taken by having "ones" in positions 12 and 13 of the word.

Assume for the moment that the word taken from Storage during the first Execute cycle is not of the Indirect Addressing type. If this is so, then this word is operated upon during the second E cycle in the manner prescribed by the operations part of the CLA Instruction. reference to the Timing Chart of FIGURE 4 and more particularly to Indirect Addressing Controls of FIGURE 98, the Cycle Timer Control Trigger Off line 120.06 comes up at CT1 when the Carry Timer goes down. The line E9 until CT1 122/.19 is up 1 microsecond after the Cycle Timer Trigger is turned "Off," and at A1 (D1) a pulse comes in on line 122b.03 to turn "Off" the Indirect Addressing trigger. In FIGURE 4, the Operation decoded in the Timing diagram has a data portion which indicates that the operation is decoded during the I cycle, the first Execute cycle, and the last Execute cycle for the CLA Instruction. However, for those instructions previously mentioned that would interfere with Indirect Addressing operation the operation is decoded from El through the second E cycle to perform the operations upon the data word brought from Storage. In FIGURE 128a, End Operation Control, the Primary Operation (5, 0) line is up, E time is up, and IA Control Trigger Off line gives an output End Operation Control on the line 128a.01 which goes to the Cycle Timer Control, FIGURE 118, where at A10 (D2) the End Operation Trigger is turned "On" to bring up the output lines 118.66 through 118.13.

Assuming that the word taken from Storage during the first Execute cycle is in the Indirect Addressing format having a "1" in position 12 and a "1" in position 13, then the Storage Register 12 line 15b.05.12 and the Storage Register 13 line 15b.05.13 shall be up in FIGURE 98 and the Indirect Addressing trigger may stay on for so long as there is a "1" in Storage Register position 12, and a "1" in position 13. Since both SR12 and 13 lines are up, the output of AND circuit 98.34 is up, but the output of the inverter 98.36 is down which prevents the Minus on E9 or ER9 until CT1 line from bringing up the output of the AND circuit 98.38 when the E and ER cycle trigger of FIGURE 122j is "Off." The trigger may be turned "Off" by the Cycle Timer Control Trigger "Off" line 120.06, E9 until CT2 line, and the A1 (D1) line However, the Cycle Timer Control trigger is held "On" by repeated execution cycles and the Indirect Addressing Control trigger remains "On." Assuming that the word brought from Storage during the first Execute cycle has a "1" in Storage Address Register position 12 and a "1" in Storage Address Register position 13, then the lines 15b.05.12 and 15b.05.13 are up. Accordingly the output of the AND circuit 98.34 is up, the output of the Inverter 98.36 is down so the Minus on E9 or ER9 until CT1 cannot provide an output of the AND circuit 98.38. However, once a word is brought in from storage in which positions 12 and 13 are not both "ones" then the output of the AND circuit 98.34 is down, the output of the Inverter 98.36 is up, and when Minus on E9 or ER9 until CT1 comes up a positive output is provided from the AND circuit. This output is inverted and the negative shift cuts off the Indirect Addressing Control trigger. Therefore, the circuit just described permits N order Indirect Addressing Operations to be performed under control of Indicator bits 12 and 13 in the Indirectly Addressing word. N+1 order Indexing Operations follow and are controlled by the tag field indicators in the

Indirectly Addressing word. Simply stated, the Indirect Addressing Control trigger of FIGURE 98 may be held on for repeated Execute cycles during which cycles, words are taken from Storage, each of which has an address which may be modified by the Index Registers to provide an address in Storage from which the next word may be taken.

34

Definitions of Symbols

 $A^{I \ MEG}$, A_C , A, AND are AND circuits; A_B is a Slow Amplifier; -AND and -A are OR circuits; A_D is a Drum Amplifier; A_{CS} is a Sense Amplifier; and ATA is a Read Preamplifier.

CF is a cathode follower; CF (infinite), CF_{OR} , CF_{OR} (infinite), CF_{OR} are cathode follower OR circuits; CF_{T} is a tapped cathode follower; CF_{ER} is a cathode follower used for the electronic reset of triggers; CF_{M} , $CF_{OR}(R)$ are cathode follower OR circuits having the cathode clamped so as not to go below ground; CF_{T} is a cathode follower with tapped load for reduced output; CG_{M} is a Clamp Generator; and CPA is a Clamp Power Amplifier.

D is a Microsecond Delay Unit; DG is a Diode Gate; DL is a Delay Line, DPQ is a Digit Plane Amplifier; DPD is a Digit Plane Driver; and DL_B is Delay Line. GA and GAF are Grounded Grid Amplifiers.

K and K_{PP} are Cathode Followers; K_{RA} and KR_A are Reset Cathode Followers; K_O is a Power Cathode Follower OR; K_C is Power Cathode Follower with very small load resistor suitable for low duty cycle use; K_O is cathode follower OR; K_J is a Power Cathode Follower; and K_{JO} is a Power Cathode Follower OR.

MV is a Multivibrator; MSAW is a Matrix Switch Amplifier, Write; MSAR is a Matrix Switch Amplifier, Read; and MSD is a Matrix Switch Driver.

O, $O_{I\ meg}$ and OR are OR circuits; O_{C} is a Cascaded OR circuit; -OR is an AND; and OSC is a Master Oscillator. R is a Relay Driver (essentially an inverter with a relay coil as a plate load).

 SS_F is a Single Shot (fast recovery); ST is a Switch Timer; SS_E is a Single Shot (fast recovery); SS_H is a Single Shot (holdover); SS_D is a Single Shot (short duration); SR is a Switch Read; SG is a Sync Generator; SG is a Sync Clipper; and SPA is a Sync Power Amplifier. T is a High Speed Trigger; T_{WR} is a Write Trigger; T_{KX} is a Key Trigger with reset (X denotes reset); T_K is a Key Trigger; T_T , T_U , T_V , T_W , T_y , T_{XA} and T_{XB} are Triggers where the subscripts denote different resets; TH is a Thyratron; T_A is a Trigger with particular output dividers; T_S is a Slow Trigger; T_{AXA} , T_{AXB} , T_{AZ} , T_{AW} , T_W , and T_C are Slow Trigger having various output dividers; T_{KA} is a Key Trigger and T_B is a Schmitt Trigger.

WD is a Write Driver, ${}_{x}T_{KA}$ and ${}_{x}T$ are Key Triggers reset off; ${}_{x}T_{D}$ is a Key Trigger with a large crossover capacitance; and ${}_{xTAL}$ is a crystal.

While there have been shown and described and pointed out the fundamental novel features of the invention as applied to a preferred embodiment, it will be understood that various omissions and substitutions and changes in 60 the form and details of the device illustrated and in its operation may be made by those skilled in the art without departing from the spirit of the invention. It is the intention therefore, to be limited only as indicated by the following claims.

What is claimed is:

1. In an electronic data processing machine for executing an indirect addressing operation in response to the contents of a location allotted to a tag portion in manifestations representative of an instruction word which also includes operation and address portions, apparatus comprising in combination; an addressable storage device including read-in means for storing a program of manifestations representative of data words and instruction words at selectable addresses therein, and read-out means for reading out said manifestations representative of instruction and data words therefrom; control means oper-

ative to treat said read out manifestations as representative of a selected one of said instruction and data words; means for interpreting instruction manifestations received from said storage device; an instruction counter; means normally operable for stepping said counter; means controlled by said counter for normally controlling said readout means for sequentially selecting said numbered addresses and read out manifestations from said storage device; means for initially causing said control means to treat said manifestations as an instruction word; means 10 for transferring the contents of the tag location and the operations portion of said instruction word to said means for interpreting instruction manifestations, and the address portion in said instruction word to said read-out means; means for initiating another read-out from storage at the location specified by aforesaid address portion of information treatable by said control means as another address portion when said tag is present and treatable as data manifestations when said tag is absent.

2. In an electronic data processing machine including 20 means effective to execute an indirect addressing operation in response to a particular portion of instruction word manifestations which includes a first address portion, a tag and an operation portion, apparatus comprising in combination; an addressable storage device storing data manifestations and a program of instruction manifestations at selectable addresses therein and read-out means for reading out instruction manifestations and data manifestations, an instruction register, an instruction counter, means for normally advancing said counter, means controlled by said counter for normally selecting addresses in said storage device, means for controlling said read-out means for transferring manifestations of an indirect addressing instruction including a first address portion and a tag and operations portion from said storage device 35 to said instruction register, means responsive to said first address portion in said instruction register for causing said read-out means to read out another address portion from the location specified by said first address portion of said indirect addressing instruction, and means to control said read-out means to obtain data manifestations from the location specified by said other address portion to be operated upon in accordance with said tag and operations portions of said indirect addressing instruction manifestations.

3. A claim, in accordance with claim 2, wherein means are included for modifying said first address portion of said indirect addressing instruction word manifestations by a predetermined amount so that said other address portion is obtained from a different location in said storage device.

4. In a data processing system, adapted for operation with manifestations representative of instruction words, each containing an address portion and an operation portion including a tag, and including: a storage device, for storing said instruction word manifestations and a plurality of manifestations representative of words in addressable locations and adapted to read in and read out said instruction manifestations and data word manifestations in response to read-in and read-out signals, and a data processing unit having an arithmetic section for processing data manifestations and an interpretation section for controlling the execution of the given operation in response to interpretation of said operation portion, and addressing means for providing read-in and read-out signals to said storage device in response to said address portions, means for entering the operation portion and the address portion of instruction word manifestations, read out of said storage device, into said interpretation section and addressing means, respectively, means controlling said addressing means for providing read-out signals to said storage device to read out manifestations representative of a selected one of said instructions, means controlled by said interpretation section, in accordance with said tag, for controlling said addressing means to 75 ing means for controlling the execution in turn of said

provide read-out signals to read out a first word, including another address manifestation portion, from the location in said storage specified by said address portion of said instruction manifestations, said means controlled by said interpretation section, subsequently providing readout signals to said storage device to read out manifestations, now specified by said other address manifestation portion of said first word manifestations in said addressing means, and means operable in response to said interpretation section for controlling operation in accordance with said operation portion, upon said second word in said arithmetic section.

5. A claim, in accordance with claim 4, wherein additional means are provided for storing a modifying address portion and for selectively applying said modifying address portion to said address portion of said instruction word manifestations, in response to said operation portion of said instruction word manifestations.

6. A data processing system adapted for operating with manifestations representative of instruction words containing address portions and operation portions and a tag, comprising, in combination; a storage device for sorting information including instruction words and data manifestations, an instruction register, means for storing instruction word manifestations and data manifestations in said storage device at selectable addresses, addressing means controlled by said instruction register to control the read out of information from said storage device, arithmetic means, means for extracting manifestations representative of a particular instruction word from said storage device and placing said operation part and tag, of said instruction word manifestations, in said instruction register, and said address part, in said addressing means, means controlled by said tag effective to control a read out of another address portion from said storage device into said addressing means according to the address portion of said particular instruction word manifestations, and means controlling read out from said storage device into said arithmetic means of data manifestations at the location specified by said other address portion, said instruction register controlling said arithmetic means in response to said operation manifestation of said particular instruction word manifestations.

7. In an electronic data processing machine adapted for operation with manifestations representative of instruction words having operation, tag and address portions, apparatus comprising, in combination; an addressable storage device storing data manifestations and a variety of instruction word manifestations at selectable addresses therein and having read-in and read-out means for reading in and reading out selected instruction word manifestations and data manifestations, arithmetic means, including an instruction register settable to address, tag and operation portions of said instruction word manifestations for controlling said read-in and read-out means and said arithmetic means, means controlling said readout means for extracting instruction word manifestations having a tag, specifying an indirect addressing operation, from said storage device and placing the same in said instruction register, means effective in response to the tag and operation portions in said instruction register, for controlling said read-out means to extract an address portion from said storage device at the location specified by the address portion of said indirect addressing instruction manifestations, and means responsive to said extracted address portion for controlling said read-out means for reading data manifestations into said arithmetic apparatus from said storage device.

8. In a machine, for processing data manifestations, controlled by manifestations representative of instruc-70 tions each comprising an operations portion, an address portion and a control portion; memory means having addressable locations for storing as states, manifestations representative of data and instructions; program means for sequentially selecting instruction manifestations; rout-

selected instruction manifestations; computation means for performing operations indicated by the operation portions of said selected instruction manifestations, upon manifestations at locations in the memory means, initially indicated by the address portions of said selected instructions manifestations; first control means associated with said routine means for sensing the control portion of said instruction manifestations and indicating either one of two conditions, second control means associated with said routing means and operative, when a first, of said two conditions, is sensed by said first control means to cause said computation means to perform data operations upon said initially indicated manifestations, third control means associated with said routing means and operative, when a second, of said two conditions, is sensed 15 tag. by said first control means to prevent said computation means from performing data operations upon said initially indicated manifestations, and fourth control means associated with said routing means and operative, when said second condition is sensed, for causing said manifes- 2 tations at locations in the memory means initially indicated by said address portions to be treated as a second address, said computation means thereafter performing operations indicated by the operation portion of said selected instruction manifestation upon data manifestations, at 2 said second address locations in the memory.

9. In a data processing machine; means for sequencing the machine through a program of operations, each operation being specified by manifestations representative of an instruction comprising an operation part, an address part and a tag; means for sensing the absence or presence of the tag; first means for causing processing of data manifestations at a location indicated by the address part in accordance with the operations part, when said sensing means indicate absence of the tag; and second means for causing processing in accordance with the operations part, of data manifestations, at another address, found at a location indicated by the address part when said sensing means indicate the presence of the tag.

References Cited in the file of this patent UNITED STATES PATENTS

20	2,796,218 2,800,277 2,914,248	Tootill et al June 18, 1957 Williams et al July 23, 1957 Ross Nov. 24, 1959
		FOREIGN PATENTS
25	1,099,467	France Mar. 23, 1955

UNITED STATES PATENT OFFICE Certificate

Patent No. 3,036,773

Patented May 29, 1962

Joseph L. Brown

Application having been made jointly by Joseph L. Brown, the inventor named in the patent above identified; International Business Machines Corporation, New York, New York, a corporation of New York, the assignee; John E. Griffith, Tatomuck Road, Pound Ridge, New York; and Elaine M. Boehm, Middlebush Road, Wappingers, New York, for the issuance of a certificate under the provisions of Title 35, Section 256 of the United States Code, adding the names of the said John E. Griffith and the said Elaine M. Boehm to the patent as joint inventors, and a showing and proof of facts satisfying the requirements of the said section having been submitted, it is this 11th day of December 1962, certified that the names of the said John E. Griffith and the said Elaine M. Boehm are hereby added to the said patent as joint inventors with the said Joseph L. Brown. Joseph L. Brown.

[SEAL]

EDWIN L. REYNOLDS, First Assistant Commissioner of Patents.

UNITED STATES PATENT OFFICE CERTIFICATE OF CORRECTION

Patent No. 3,036,773

May 29, 1962

Joseph L. Brown

It is hereby certified that error appears in the above numbered patent requiring correction and that the said Letters Patent should read as corrected below.

Column 1, line 12, for "ton" read -- to --; column 2, line 17, for "indirected" read -- indirect --; column 4, line 34, out "to"; column 5, line 46, for "Add AND" read -- Add/AND --; column 6, line 22, for "Plus" read -- Pulse --; line 28, for "through" read -- through --; line 34, for "counters" read column 8, line 24, for "Regiser" read -- Register --; line 36, read -- 7c.03.30-34 --; column 11, line 72, for "7c.03-34" a closing quotation mark; column 15, line 15, for "enteds" read column 19, line 26, for "operation" read -- operational --; after "of", first occurrence, insert -- the --; column 24, for "Position" read -- Positions --; column 24, line 74, for "Position" read -- Positions --; column 26, line insert -- the --; column 30, line 30, for "on", second occurrence insert -- the --; column 31, line 20, for "he" read -- the --; column 31, line 20, for "he" read -- the --; column 31, line 20, for "he" read -- the --; column 31, line 20, for "he" read -- the --; column 31, line 20, for "he" read -- the --; column 31, line 20, for "he" read -- the --; quotations marks should be inserted around the word "zeros"; 23, for "sorting" read -- storing --.

Signed and sealed this 24th day of September 1963.

(SEAL) Attest:

ERNEST W. SWIDER Attesting Officer

DAVID L. LADD Commissioner of Patents