(19) World Intellectual Property Organization

International Bureau





(43) International Publication Date 7 May 2009 (07.05.2009)

(10) International Publication Number WO 2009/058580 A1

- (51) International Patent Classification: H01L 21/8249 (2006.01)
- (21) International Application Number:

PCT/US2008/080160

- (22) International Filing Date: 16 October 2008 (16.10.2008)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:

61/001,140 31 October 2007 (31.10.2007)

- (71) Applicant (for all designated States except US): BAE SYSTEMS INFORMATION AND ELECTRONIC SYSTEMS INTEGRATION INC. [US/US]; P.o. Box 868, 65 Spit Brook Road, Nashua, NH 03061-0868 (US).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): CAROTHERS, Daniel, N. [US/US]; 11149 N. Eagle Crest Drive, Oro Valley, AZ 85737 (US). POMERENE, Andrew, T.S. [US/US]; 18291 Mullfield Village Terrace, Leesburg, VA 20176 (US).

- (74) Agent: NG, Antony, P.; Dillon & Yudell Llp, 8911 N. Capital Of Texas Hwy., Suite 2110, Austin, TX 78759 (US).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM,
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MT, NL, NO, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

with international search report

(54) Title: HIGH-INJECTION HETEROJUNCTION BIPOLAR TRANSISTOR




FIG. 3H

(57) Abstract: A method for manufacturing high-injection heterojunction bipolar transistor capable of being used as a photonic device is disclosed. A sub-collector layer is formed on a substrate. A collector layer is then deposited on top of the sub-collector layer. After a base layer has been deposited on top of the collector layer, a quantum well layer is deposited on top of the base layer. An emitter is subsequently formed on top of the quantum well layer.



HIGH-INJECTION HETEROJUNCTION BIPOLAR TRANSISTOR

PRIORITY CLAIM

The present application claims priority under 35 U.S.C. § 119(e)(1) to provisional application number 61/001,140 filed on October 31, 2007, the contents of which are incorporated herein by reference.

BACKGROUND OF THE INVENTION

1. Technical Field

The present invention relates to bipolar transistors in general, and in particular to high-injection heterojunction bipolar transistors capable of being used as photonic devices.

2. Description of Related Art

Much efforts have been invested in applying standard heterojunction bipolar transistor (HBT) technology to the field of photonics to produce heterojunction phototransistors. Like a dedicated photodiode, heterojunction phototransistors can convert optical signals into electrical signals because heterojunction phototransistors employ materials with designed bandgaps capable of absorbing light in a given band.

While heterojunction phototransistors share many of the benefits of HBTs operating in the electronic domain, heterojunction phototransistors also suffer from the operational limitations of HBTs such as:

i. requirement of thin base/collector layers to lower carriers transit time;

1	ii.	low doping levels in high base resistance leads to emitter crowding and	
2		reduction in frequency due to increase in RC constant;	
3			
4	iii.	collectors require elevated doping levels in bandgap narrowing leads to	
5		reduction in γ and reduction in frequency due to increase in storage time;	
6			
7	iv.	device areas need to be reduced in order to minimize base/collector capacity;	
8			
9	V.	Kirk effect that corresponds to the reduction of the collector field;	
10			
11	vi.	Avalanche effect that can occur at the end of collectors can lead to device	
12		destruction; and	
13			
14	vii.	base carrier recombination reduces gain, and thermal effects, including	
15		hysterysis, that lead to high power operation.	
16			
17	Conventional	HBT designs also suffer from high injection effects that can be exaggerated	
18	when the em	when the emitter-base junction is illuminated. These phenomena lead to an increase in	
19	majority carr	majority carrier concentration at the base of a heterojunction phototransistor, resulting in	
20	an increased	an increased electron current from the base to the emitter, which leads to a reduction in γ	
21	and a corresp	and a corresponding drop in β .	
22			
23		Consequently, it would be desirable to provide improved heterojunction	
24	phototransisto	phototransistors that allow better device performance over a wider scope of operation a	
25	photonic dev	ices.	

SUMMARY OF THE INVENTION

2

3

5

1

In accordance with a preferred embodiment of the present invention, a sub-collector layer is formed on a substrate. A collector layer is then deposited on top of the sub-collector layer. After a base layer has been deposited on top of the collector layer, a quantum well layer is deposited on top of the base layer. An emitter is subsequently formed on top of the quantum well layer.

8

10

7

All features and advantages of the present invention will become apparent in the following detailed written description.

BRIEF DESCRIPTION OF THE DRAWINGS

The invention itself, as well as a preferred mode of use, further objects, and advantages thereof, will best be understood by reference to the following detailed description of an illustrative embodiment when read in conjunction with the accompanying drawings, wherein:

Figures 1a-1b are diagrams of a heterojunction bipolar transistor according to the prior art and a high-injection heterojunction bipolar transistor in accordance with a preferred embodiment of the present invention, respectively;

Figure 2 is a schematic diagram of a high-injection heterojunction bipolar transistor operating as a photodetector; and

Figures 3a-3h are process flow diagrams of a method for fabricating a high-injection heterojunction bipolar transistor, in accordance with a preferred embodiment of the present invention.

DETAILED DESCRIPTION OF A PREFERRED EMBODIMENT

Referring now to the drawings and in particular to Figures 1a-1b, there are depicted diagrams of a conventional heterojunction bipolar transistor (HBT) and a high-injection heterojunction bipolar transistor (HI-HBT) of the present invention, respectively. The difference between the HBT in Figure 1a and the HI-HBT in Figure 1b is a quantum well added between an emitter and a base of the HI-HBT. The addition of the quantum well can be represented by a potential barrier 11, as shown in Figure 1b. Potential barrier 11 will not only allow the optical properties of the quantum well to be tailored, it also provides numerous other advantages to the photonic operations of the HI-HBT can enhance the valence band discontinuity. As a result, the HI-HBT can achieve a higher emitter injection efficiency.

The quantum well can be extended by encasing it with wider band gap barriers. These barriers can constrain the quantum well parameters and limit the hole injection into the emitter. As a result, the injection of electrons across the emitter-base junction can be controlled.

The presence of the quantum well in the emitter-base junction of the HI-HBT should greatly lessen or eliminate the expected potential spike, such as a spike 12, in the conventional HBT of Figure 1a. This can reduce the detrimental offset voltage while maintaining a high-current gain simultaneously. The high-current gain at the quantum well can improve the operation of HI-HBTs functioning as photonic devices.

HI-HBTs can be functioned as photonic devices such as photodetectors, modulators or lasers. The ultimate flexibility of HI-HBTs comes from the level of integration that can be achieve by employing them in a photonic integrated circuit. In most single layer integration schemes, there are performance tradeoffs that must be made to

allow full integration. For example, an optimized PiN photodiode or modulator will make a weak laser, while a well optimized laser will result in a poorly performing detectors and high $V\pi$ modulators. HI-HBTs bring the advantage of a three-terminal operation and structure, which allows for greater control over high injection effects and field formation.

With reference now to Figure 2, there is illustrated a schematic diagram of a HI-HBT operating as a photodetector, in accordance with a preferred embodiment of the present invention. As shown, a HI-HBT 20 is configured for a two-terminal operation during which the NP-junction is forward-biased and the PiN-junction is reverse-biased. Since the reverse-biased PiN-junction has a much larger resistance than the forward-biased NP-junction, most of the voltage drop occurs across the PiN-junction. When HI-HBT 20 functions as a photodetector, the detected photocurrent exhibits phototransistor gain due to external carrier injection, which can be further enhanced through the usage of a third terminal (not shown).

The ability to control large electron concentrations at the quantum well of HI-HBT 20 in a forward-biased configuration can achieve efficient lasing and possible amplification. Also, the ability to quickly modulate large biasing electric fields in a reverse-bias configuration allows high-frequency modulation and detection of radiation. This will also affect photo detections when HI-HBT 20 is being operated as a three-terminal device by ensuring that the best gain-bandwidth product can be obtained. When HI-HBT 20 is being operated as a three-terminal device, the base potential can be kept constant. However, when HI-HBT 20 is being operated as a two-terminal device with a floating base, holes are accumulated in the base, resulting in a base/emitter barrier diminution.

The presence of a quantum well within HI-HBT 20 enables excellent transistor characteristics that will result from the enhanced valence band discontinuity (ΔE_v) when HI-HBT 20 is operating in a normal operating mode. Thus, the placement of a

quantum well between the base and emitter of HI-HBT 20 can achieve both high emitter injection efficiency and reduced offset voltage.

Referring now to Figures 3a-3i, there are illustrated process flow diagrams of a method for fabricating a HI-HBT, in accordance with a preferred embodiment of the present invention. Starting with a silicon-on-insulator substrate 30, the top silicon layer is patterned and etched, as shown in Figure 3a. Either N+ or P+ (such as phosphorous or boron) implants are then performed on the top silicon layer of substrate 30 to produce a sub-collector layer 31, as depicted in Figure 3b.

Next, a layer of oxide is then deposited on substrate 30 to cover sub-collector layer 31, as shown in Figure 3c. The layer of oxide is preferably 100 Å thick.

An opening is then made within the oxide layer to form a selective growth surface on sub-collector layer 31, as depicted in Figure 3d.

A collector layer 32 is deposited (or grew) on top of sub-collector layer 31. The dopant of collector layer 32 is the same as that of sub-collector layer 31. A compositionally grated germanium is added during the formation of collector layer 32. The concentration of germanium is preferably from 25% to 40 %. Collector layer 32 is preferably 500 - 1000 Å thick.

A base layer 33 is then deposited on top of collector layer 32. Base layer 33 is preferably 50 - 400 Å thick. Afterwards, a silicon-germanium (Ge = 50% or greater) quantum well layer 34 is deposited on top of base layer 33. Quantum well 34 is preferably a type I well of 30 - 100 Å thick. Next, a silicon layer 35 is deposited on top of quantum well layer 34 as a terminating surface. Silicon layer 35 is preferably 6-10 Å thick. All layers 31-35 are preferably deposited via chemical vapor depositions. As a result, an N-P-i or a P-N-i structure is formed on substrate 30, as shown in Figure 3e.

A thin oxide layer 36 is deposited on top of silicon layer 35, as depicted in Figure 3f. Thin oxide layer 36 is preferably 200 Å thick. Thin oxide layer 36 is then patterned and etched to open a window, as shown in block 3g.

An emitter 38 is grew on top of silicon layer 35, as depicted in Figure 3h. Emitter 38 is preferably 500 - 1000 Å thick. As a result, either an N-P-i-N or a P-N-i-P structure is formed on substrate 30.

As has been described, the present invention provides a method for manufacturing HI-HBTs capable of being used as photonic devices. With the present invention, one or more quantum wells are inserted between an emitter and a base to form a P-i-N structure that will exhibit phototransistor gain. The monolithically integrated HI-HBT having a quantum well with a type II band alignment between the base and emitter can control the transfer of charge based on photo absorption within the quantum well. The HI-HBT allows gain to be imparted to detect photons based on the actual transistor action, which also allows gain at lower voltages to permit direct compatibility with existing electronic components.

While the invention has been particularly shown and described with reference to a preferred embodiment, it will be understood by those skilled in the art that various changes in form and detail may be made therein without departing from the spirit and scope of the invention.

1	CLAIMS		
2			
3	What is claimed is:		
4			
5	1. A method for manufacturing a high-injection heterojunction bipolar transistor		
6	capable of being used as a photonic device, said method comprising:		
7			
8	forming a sub-collector layer on a substrate;		
9			
10	depositing a collector layer on top of said sub-collector layer;		
11			
12	depositing a base layer on top of said collector layer;		
13			
14	depositing a quantum well layer on top of said base layer; and		
15			
16	forming an emitter on top of said quantum well layer.		

1	2.	The method of Claim 1, wherein said sub-collector layer is formed by N+ implants.	
2			
3			
4	3.	The method of Claim 1, wherein said sub-collector layer is formed by P+ implants.	
5			
6			
7	4.	The method of Claim 1, wherein said depositing steps are performed by chemical	
8	vapor depositions.		
9			
10			
11	5.	The method of Claim 1, wherein said quantum well layer is formed by silicon-	
12	germanium.		
13			
14			
15	6.	The method of Claim 1, wherein said emitter is formed by N+ implants.	
16			
17			
18	7.	The method of Claim 1, wherein said emitter is formed by P+ implants.	

1	8.	A high-injection heterojunction bipolar transistor comprising:		
2				
3		a collector;		
4				
5		an emitter;		
6				
7		a base; and		
8				
9		at least one quantum well located between said emitter and said base.		

9.	The high-injection heterojunction bipolar transistor of Claim 8, wherein said base,
said at	least one quantum well, and said emitter form a P-i-N structure.

3

5

1 2

10. The high-injection heterojunction bipolar transistor of Claim 8, wherein said emitter, said at least one quantum well, and said base form a P-i-N structure.

1/4




FIG. 1A






FIG. 1B



2/4







FIG. 3B



3/4




FIG. 3D




FIG. 3E




FIG. 3F

4/4




FIG. 3G




FIG. 3H

INTERNATIONAL SEARCH REPORT

International application No. PCT/US2008/080160

A. CLASSIFICATION OF SUBJECT MATTER IPC(8) - H01L 21/8249 (2008.04)						
USPC - 4	USPC - 438/235 According to International Patent Classification (IPC) or to both national classification and IPC					
	OS SEARCHED					
IPC(8) - H01	cumentation searched (classification system followed by cl L 21/8249 (2008.04) 14, 85, 94, 184, 187, 197, 563, 564, 592; 438/235, 312, 3					
Documentation	Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched					
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) USPTO EAST System (US, USPG-PUB, EPO, DERWENT)						
C. DOCU	MENTS CONSIDERED TO BE RELEVANT					
Category*	Citation of document, with indication, where app	propriate, of the relevant passages	Relevant to claim No.			
X Y	US 2005/0040387 A1 (FENG et al) 24 February 2005 (2	24.02.2005) entire document	1, 2, 4, 6, 8, 9 3, 5, 7, 10			
Υ	US 6,838,710 B1 (BARKHORDARIAN) 04 January 200	3				
Y	US 2005/0006636 A1 (SHIM et al) 13 January 2005 (13	.01.2005) entire document	5			
Y	US 2007/0201523 A1 (WALTER et al) 30 August 2007	(30.08.2007) entire document	7, 10			
Furth	er documents are listed in the continuation of Box C.					
* Special categories of cited documents: "A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier application or patent but published on or after the international filing date. "E" later document published after the international the principle or theory underlying the invention document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive						
cited t special "O" docum means	cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "O" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document of considered to involve an inventive step when the document of particular relevance; the claimed invention cannot be considered to involve an invention cannot be co					
the pri	"P" document published prior to the international filing date but later than "&" document member of the same patent family the priority date claimed					
}	Date of the actual completion of the international search 09 December 2008 Date of mailing of the international search report 16 DEC 2008					
Mail Stop Po P.O. Box 14	mailing address of the ISA/US CT, Attn: ISA/US, Commissioner for Patents 150, Alexandria, Virginia 22313-1450	Authorized officer. Blance R. Copenha PCT Helpdesk: 571-272-4300 PCT OSP: 571-272-7774	Duy Paver W			