



(51) International Patent Classification:

H02M 7/00 (2006.01) *H01L 23/64* (2006.01)
H01G 9/26 (2006.01) *H01G 11/82* (2013.01)
H05K 7/14 (2006.01) *H02G 5/00* (2006.01)

(21) International Application Number:

PCT/EP2020/025452

(22) International Filing Date:

09 October 2020 (09.10.2020)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:


16/599,955 11 October 2019 (11.10.2019) US

(71) Applicant: **EATON INTELLIGENT POWER LIMITED** [IE/IE]; 30 Pembroke Road, Dublin 4 (IE).(72) Inventors: **FAMILIANT, Yakov, Lvovich**; 117 Linden lane, #5, Thiensville, WI 53092 (US). **ROCKHILL, Andrew, A.**; 1410 E. Broadway, Waukesha, WI 53186 (US). **ROLLMANN, Paul, J.**; N64W13123 Mill Road, Menomonee Falls, WI 53051 (US).(74) Agent: **BRP RENAUD & PARTNER MBB**; Rechtsanwälte Patentanwälte Steuerberater, Königstraße 28, 70173 Stuttgart (DE).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, IT, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, WS, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

(54) Title: BUS STRUCTURE FOR PARALLEL CONNECTED POWER SWITCHES



(57) Abstract: An apparatus includes a plurality of semiconductor switches. A first bus interconnects first terminals of the semiconductor switches in a first chain and provides a first impedance between the first terminals of switches of the first chain. A second bus interconnects second terminals of the semiconductor switches in a second chain and provides a second impedance greater than the first impedance between the second terminals of the switches of the second chain. The apparatus may be implemented as a laminated bus assembly including respective overlapping conductor plates, wherein the second bus includes a plate having subregions defined by features, such as slots or grooves, that provide the second impedance.



Declarations under Rule 4.17:

- *as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii))*
- *as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii))*

Published:

- *with international search report (Art. 21(3))*

BUS STRUCTURE FOR PARALLEL CONNECTED POWER SWITCHES

STATEMENT OF GOVERNMENT SUPPORT

[0001] This invention was made with Government support under Contract # N00014-14-C-0123 awarded by the Office of Naval Research. The Government has certain rights in the invention.

BACKGROUND

[0002] The inventive subject matter relates to electrical power apparatus and methods and, more particularly, to bus structures for electrical power equipment.

[0003] Semiconductor switches, such as insulated gate bipolar transistors (IGBTs) and power metal-oxide-semiconductor field-effect transistors (MOSFETs), are used in a variety of different types of electrical power applications, such as in rectifiers, inverters, motor drives and the like. Solid state circuit breakers incorporating such semiconductor switches have also been developed, with the semiconductor switches being used to replace the electromechanical switches traditionally used in such devices. In such applications, semiconductor switches offer advantages of speed and resistance to environmental degradation. However, the nature of semiconductor devices can introduce new problems not associated with traditional electromechanical arrangements.

SUMMARY

[0004] Some embodiments of the inventive subject matter provide an apparatus including a plurality of semiconductor switches. A first bus interconnects first terminals of the semiconductor switches in a first chain and provides a first impedance between the first terminals of switches of the first chain. A second bus interconnects second terminals of the semiconductor switches in a second chain and provides a second impedance greater than the first impedance between the second terminals of the switches of the second chain.

[0005] In some embodiments, first and second semiconductor switches of the plurality of semiconductor switches are housed in respective first and second semiconductor packages and the second bus includes respective connection plates disposed on respective ones of the first and second semiconductor packages and at least one conductive bridge interconnecting the connection plates. The connection plates may include respective subregions of a flat plate. The

flat plate may have at least one opening therein, e.g., at least one slot, that defines the subregions. In further embodiments, the flat plate may have at least one groove therein that defines the subregions.

[0006] In some embodiments, the first and second buses include first and second overlapping flat plates and the connection plates include respective subregions of the second flat plate. In some embodiments, the second flat plate may have at least one elongate slot between the subregions. In some embodiments, the second flat plate may have at least one groove between the subregions.

[0007] The first and second semiconductor switches may include respective first and second insulated gate bipolar transistors (IGBTs). The first flat plate may interconnect collector terminals of the first and second IGBTs and the second flat plate may interconnect emitter terminals of the first and second IGBTs.

[0008] In some embodiments, the first and second semiconductor packages are arranged in a first row and plurality of semiconductor switches further includes third and fourth semiconductor switches coupled in series with respective ones of the first and second semiconductor switches and housed in respective third and fourth semiconductor packages arranged in a second row parallel to the first row. A third flat plate may overlap the first and second flat plates and interconnecting first terminals of third and fourth semiconductor switches in a third chain and providing a third impedance therebetween. Second terminals of the third and fourth semiconductor switches may be connected to respective ones of the second terminals of the first and second semiconductor switches and are interconnected by the second bus.

[0009] Further embodiments of the inventive subject matter provide an apparatus including first and second semiconductor switch packages arranged in a first row, each of the first and second semiconductor switch packages including a semiconductor switch having first and second terminals. The apparatus also includes third and fourth semiconductor switch packages arranged in a second row parallel to the first row, each of the third and fourth semiconductor switch packages including a semiconductor switch having first and second terminals. The apparatus further includes a laminated bus bar assembly disposed on the first and second rows of semiconductor switch packages. The bus bar assembly includes a first plate interconnecting the first terminals of the first and second semiconductor switch packages and providing a first impedance therebetween, second plate overlapping the first plate,

interconnecting the first terminals of the third and fourth semiconductor switch packages and providing a second impedance therebetween, and a third plate overlapped by the first and second plates and having a first subregion electrically connected to the second terminals of the first and third semiconductor switch packages and a second subregion electrically connected to the second terminals of the second and fourth semiconductor switch packages. The third plate has at least one feature between the first and second subregions that provides a third impedance between the second terminals of the first and second semiconductor switch packages and between the second terminals of the third and fourth semiconductor switch packages that is greater than the first and second impedances.

[0010] In some embodiments, the second plate may be a unitary flat plate having at least one slot between the first and second subregions. In some embodiments, the second plate may be a unitary flat plate having at least one groove between the first and second subregions.

[0011] The first, second, third and fourth semiconductor switch packages may each include IGBTs, the first terminals may be collector terminals and the second terminals may be emitter terminals.

[0012] The apparatus may further include respective first and second control circuit assemblies configured to drive gate terminals of the IGBTs of respective ones of the first and second semiconductor switch packages. A gate driver circuit of the second control circuit assembly may be slaved to the first control circuit assembly.

[0013] In still further embodiments of the inventive subject matter, an apparatus includes a first conductive plate configured to electrically interconnect collector terminals of first and second IGBT packages and providing a first impedance between collector terminals of the first and second IGBT packages and a second conductive plate overlapping the first conductive plate and having first and second subregions configured to electrically interconnect emitter terminals of the IGBTs in respective ones of the first and second IGBT packages. The second conductive plate has a feature between the first and second subregions that provides a second impedance between the emitter terminals of the first and second IGBT packages that is greater than the first impedance. In some embodiments, the second conductive plate may be a flat plate having at least one slot between the first and second subregions. In some embodiments, the second plate may be a flat plate having at least one groove between the first and second subregions.

BRIEF DESCRIPTION OF THE DRAWINGS

- [0014] FIG. 1 is a schematic diagram of a switching circuit for a solid-state circuit breaker according to some embodiments.
- [0015] FIG. 2 is a perspective view of a switching circuit assembly according to some embodiments.
- [0016] FIG. 3 is a perspective view of an insulated gate bipolar transistor (IGBT) package of the assembly of FIG. 2.
- [0017] FIG. 4 is a schematic diagram for the switching circuit assembly of FIG. 2.
- [0018] FIG. 5 is a perspective view illustrating control circuit interconnections for IGBT packages in the assembly of FIG. 2.
- [0019] FIG. 6 is a plan view of a collector bus plate of the circuit assembly of FIG. 2.
- [0020] FIG. 7 is a plan view of an emitter plate of the circuit assembly of FIG. 2.
- [0021] FIG. 8 is a plan view of an emitter plate according to further embodiments.
- [0022] FIG. 9 is a plan view of a segmented emitter plate arrangement according to still further embodiments.

DETAILED DESCRIPTION

[0023] Specific exemplary embodiments of the inventive subject matter now will be described with reference to the accompanying drawings. This inventive subject matter may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein; rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the inventive subject matter to those skilled in the art. In the drawings, like numbers refer to like items. It will be understood that when an item is referred to as being "connected" or "coupled" to another item, it can be directly connected or coupled to the other item or intervening items may be present. As used herein the term "and/or" includes any and all combinations of one or more of the associated listed items.

[0024] The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the inventive subject matter. As used herein, the singular forms "a", "an" and "the" are intended to include the plural forms as well, unless expressly stated otherwise. It will be further understood that the terms "includes," "comprises,"

"including" and/or "comprising," when used in this specification, specify the presence of stated features, integers, steps, operations, items, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, items, components, and/or groups thereof.

[0025] Unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this inventive subject matter belongs. It will be further understood that terms, such as those defined in commonly used dictionaries, should be interpreted as having a meaning that is consistent with their meaning in the context of the specification and the relevant art and will not be interpreted in an idealized or overly formal sense unless expressly so defined herein.

[0026] FIG. 1 is a schematic diagram of a switching circuit 100 according to some embodiments. The switching circuit 100 may be used, for example, as a circuit interruption device in a solid-state circuit breaker. The switching circuit 100 includes a first set of insulated gate bipolar transistors (IGBTs) Q1, Q2, Q3, Q4, which is coupled in series with a second set of IGBTs Q5, Q6, Q7, Q8. The IGBTs Q1, Q2, Q3, Q4, Q5, Q6, Q7, Q8 have respective diodes D1, D2, D3, D4, D5, D6, D7, D8 connected in parallel therewith. Collector terminals C of the first set of IGBTs Q1, Q2, Q3, Q4 are connected to a first bus 110 at respective nodes 110a, 110b, 110c, 110d, such that the bus 110 interconnects the collector terminals C in a daisy chain (concatenated) arrangement which provides a relatively low impedance Z1 between the electrically adjacent nodes 110a, 110b, 110c, and 110d. Similarly, collector terminals C of the second set of IGBTs Q5, Q6, Q7, Q8 are connected to a second bus 120 at respective nodes 120a, 120b, 120c, 120d, such that second bus interconnects the collector terminals C of the second set of IGBTs Q5, Q6, Q7, Q8 in a daisy chain arrangement. The second bus 120 provides a similar low impedance Z1 between the nodes 120a, 120b, 12c, 120d. Emitter terminals E of the first set of IGBTs Q1, Q2, Q3, Q4, and the second set of IGBTs Q5, Q6, Q7, Q8 are connected to nodes 130a, 130b, 130c, 130d of a third bus 130 such that the third bus 130 interconnects the emitter terminals E in a daisy chain arrangement. The third bus 130 provides a greater impedance Z2 between the nodes 130a, 130b, 130c, 130d than the impedance Z1. Metal oxide varistors (MOVs) 160 are connected to the first and second buses 110, 120 and provide overvoltage protection of the IGBTs Q1, Q2, Q3, Q4, Q5, Q6, Q7, Q8.

[0027] FIGs. 2-7 illustrate a switching assembly 200 that implements the circuitry shown in FIG. 1. Referring to FIG. 2, the assembly 200 includes a plurality of molded IGBT packages 220, which are mounted on a heatsink 210 and include respective groups of IGBTs that correspond to respective ones of the IGBTs Q1, Q2, Q3, Q4, Q5, Q6, Q7, Q8. As shown in FIG. 3, each IGBT package 220 includes three IGBTs that have respective pairs of emitter and collector terminals 222, 224, such that each of the IGBT packages 20 includes three emitter terminals 222 and three collector terminals 224. Each IGBT package 230 may have a control circuit 230 mounted thereon for driving gate terminals of the IGBTs in the packages 220.

[0028] A bus assembly 240 interconnects the IGBT packages in the manner discussed above with reference to FIG. 1. The bus assembly 240 includes an emitter bus plate 242 (corresponding to the third bus 130 illustrated in FIG. 1) disposed on the IGBT packages 220 and electrically connected to the emitter terminals of the IGBT packages 220. First and second collector bus plates 244, 246 (corresponding to the first and second buses 110, 120 of FIG. 1) overlap the emitter bus plate 242 and are electrically connected to collector terminals of groups of the IGBT packages 220 on respective sides of the assembly 200. MOV packages 260 housing devices corresponding to the MOVs 160 of FIG. 1, are mounted on the bus assembly 240 and are connected to the first and second collector bus plates 244, 246.

[0029] Referring to FIGs. 2 and 6, the first collector bus plate 244 may be a generally flat copper or other conductive metal plate with various holes therein, including relatively small first holes 610 for bolts 615 that connect underlying collector terminals 224 of a first group of the IGBT packages 220 to the first collector bus plate 244, and relatively large second holes 620 that provide clearance for bolts 615 that connect the second collector bus plate 246 to underlying collector terminals 224 of a second group of the IGBT packages 220. The first bus collector plate 244 further includes relatively small holes 630 for bolts (not shown) that connect the first collector bus plate 244 to first terminals of the MOV packages 260 and relatively large openings 640 that provide clearance for bolts (not shown) that connect second terminals of the MOV packages 260 to the second collector bus plate 246. The second collector bus plate 246 has a configuration identical to that of the first collector bus plate 244. The first and second collector bus plates 244, 246 overlap one another and are laterally rotated 180 degrees with respect to one another, such that the electrical connection holes 610 of the two plates 244, 246 are arrayed in parallel and overlies respective rows of the IGBT packages 220.

[0030] Referring to FIGs. 2 and 7, the emitter bus plate 242 includes multiple subregions or sub-plates 710 that are partially separated by slots 720 and interconnected by conductive bridges 730. Smaller first holes 740 in the emitter bus plate 242 are configured to accept bolts 745 for electrically connecting the emitter terminals of the IGBT packages 220 to the emitter bus plate 242, while larger second holes 750 provide clearance for collector terminal connections of the overlapping first and second collector bus plates 244, 246. Relatively large openings 760 provide clearance for connections of the first and second collector bus plates 244, 246 to the MOV packages 260.

[0031] The provision of the slots 720 and relatively small conductive bridges 730 between the sub-plates 710 increases impedance between the emitter terminals of adjacent ones of the IGBT package 220 in relation to the impedance provided between collector terminals of adjacent ones of the IGBT packages 220 by the collector bus plates 244, 246. Thus, the emitter bus plate 242 provides the increased inter-emitter resistance (i.e., Z_2) discussed above with reference to FIG. 1, in comparison to a relatively low inter-collector impedance (i.e. Z_1) provided by the collector bus plates 244, 246.

[0032] Referring to FIGs. 2, 4 and 5, the IGBTs of the assembly 200 may be controlled using a daisy-chained gate driver architecture. In FIG. 4, the designations Q1, Q2, Q3, Q4, Q5, Q6, Q7, Q8 respectively refer to respective groups of IGBTs in respective ones of the packages 220, e.g., Q1 refers to three transistors in a first one of the packages 220, Q2 refers to three transistors in a second one of the packages 220, and the like. The first transistor group Q1 is driven by a first gate driver circuit 150, which, as shown in FIG. 5, is included in the control circuit 230a mounted on the IGBT 220a that includes the first transistor group Q1. The first gate driver circuit 150 receives a gate drive control signal from a fiber optic receiver circuit 140. A second gate driver circuit 150 drives the second transistor group Q2 responsive to a gate drive control signal from the gate driver circuit 150 associated with the first transistor group Q1. A third gate driver circuit 150 drives the third transistor group Q3 responsive to a gate drive control signal from the gate driver circuit 150 associated with the second transistor group Q2. A fourth gate driver circuit 150 drives the fourth transistor group Q4 responsive to a gate drive control signal from the gate driver circuit 150 associated with the third transistor group Q3. A similar daisy-chained control structure may be used for transistor groups Q5, Q6, Q7, Q8.

[0033] FIG. 5 illustrates an arrangement for implementing such a gate drive control architecture. As shown in FIG. 5, the transistors in a first IGBT package 220a may be driven by a gate drive circuit, e.g., a gate drive circuit corresponding to the gate drive circuit 150 of FIG. 4, included in a first control circuit assembly 230a, which receives a gate drive control signal from a fiber optic receiver assembly 250, which may include a fiber optic receiver circuit corresponding to the fiber optic receiver circuit 140 of FIG. 4. The transistors in a second IGBT package 220b may be driven by a similar gate driver circuit included in a second control circuit 230b responsive to a gate drive control signal received from the first control circuit 230a.

[0034] In some solid-state circuit breaker applications, it may be desirable for the transistor groups Q1, Q2, Q3, Q4, Q5, Q6, Q7, Q8 to turn on substantially in unison to provide multiple parallel current paths between the collector bus plates. However, the IGBTs, MOSFETs, diodes and other semiconductor switches in the circuit may exhibit a negative temperature coefficient, i.e., the resistance of the switches decreases with increasing temperature. Because of this, a current imbalance may occur among parallel-connected transistors of the groups Q1, Q2, Q3, Q4 and Q5, Q6, Q7, Q8 when the devices are turned on. This can lead to undesirable current distribution in the assembly, e.g., current passing through transistor group Q1 may be diverted to transistor groups Q6, Q7, Q8, rather than being largely confined to transistor group Q5. This imbalance can be exacerbated by delay caused by the daisy-chained gate driver configuration described above, as well as by temperature differences among the IGBT packages 220. However, the increased inter-emitter impedance provided by an emitter bus, such as the emitter plate 242 shown in FIGs. 2 and 7 can cause each string (e.g., Q1/Q5, Q2/Q6, Q3/Q7, Q4/Q8) to exhibit a positive temperature coefficient, leading to a more desirable current balance.

[0035] It will be appreciated that similar functionality can be provided by other emitter bus plate arrangements. For example, as shown in FIG. 8, and emitter bus plate 800 have a different structure than that shown in FIGs. 2 and 7 may include multiple subregions 810 that are separated by grooves 820, rather than slots. The grooves 820 may decrease the thickness of the emitter bus plate 800 between the subregions 810, thus providing increased impedance between the subregions 810. As shown in FIG. 9, a segmented emitter bus plate 900 including a plurality of separate subplates 910 that are electrically interconnected by jumpers 920 (e.g., wires, straps or similar conductors) may provide similar functionality.

[0036] In each of these embodiments, there may be a tradeoff between the benefits of limiting impedance between the emitter terminals of the adjacent devices to limit a potential difference between the terminals versus providing sufficient impedance to achieve a desired current balance. Accordingly, the desired amount of impedance between the emitter plate subregions may generally depend upon the voltages at which the IGBTs or other switches are operating, the nature of the switching devices, and other factors.

[0037] In the drawings and specification, there have been disclosed exemplary embodiments of the inventive subject matter. Although specific terms are employed, they are used in a generic and descriptive sense only and not for purposes of limitation, the scope of the inventive subject matter being defined by the following claims.

THAT WHICH IS CLAIMED:

1. An apparatus comprising:
a plurality of semiconductor switches;
a first bus that interconnects first terminals of the semiconductor switches in a first chain and provides a first impedance between the first terminals of switches of the first chain; and
a second bus that interconnects second terminals of the semiconductor switches in a second chain and provides a second impedance greater than the first impedance between the second terminals of the switches of the second chain.
2. The apparatus of claim 1:
wherein first and second semiconductor switches of the plurality of semiconductor switches are housed in respective first and second semiconductor packages; and
wherein the second bus comprises respective connection plates disposed on respective ones of the first and second semiconductor packages and at least one conductive bridge interconnecting the connection plates.
3. The apparatus of claim 2, wherein the connection plates comprise respective subregions of a flat plate.
4. The apparatus of claim 3, wherein the flat plate has at least one opening therein that defines the subregions.
5. The apparatus of claim 3, wherein the at least one opening comprises at least one elongate slot.
6. The apparatus of claim 3, wherein the flat plate has at least one groove therein that defines the subregions.

7. The apparatus of claim 3, wherein the first and second buses comprise first and second overlapping flat plates and wherein the connection plates comprise respective subregions of the second flat plate.

8. The apparatus of claim 7, wherein the second flat plate has at least one elongate slot between the subregions.

9. The apparatus of claim 7, wherein the second flat plate has at least one groove between the subregions.

10. The apparatus of claim 7, wherein the first and semiconductor switches comprise respective first and second insulated gate bipolar transistors (IGBTs), wherein the first flat plate interconnects collector terminals of the first and second IGBTs, and wherein the second flat plate interconnects emitter terminals of the first and second IGBTs.

11. The apparatus of claim 7:
wherein the first and second semiconductor packages are arranged in a first row;
wherein the plurality of semiconductor switches comprises third and fourth semiconductor switches coupled in series with respective ones of the first and second semiconductor switches and housed in respective third and fourth semiconductor packages arranged in a second row parallel to the first row; and

a third flat plate overlapping the first and second flat plates, interconnecting first terminals of third and fourth semiconductor switches in a third chain and providing a third impedance therebetween,

wherein second terminals of the third and fourth semiconductor switches are connected to respective ones of the second terminals of the first and second semiconductor switches and are interconnected by the second bus.

12. The apparatus of claim 2, wherein the second bus comprises respective separate flat connection plates disposed on respective ones of the first and second semiconductor packages and at least one conductive bridge interconnecting the connection plates.

13. An apparatus comprising:

first and second semiconductor switch packages arranged in a first row, each of the first and second semiconductor switch packages comprising a semiconductor switch having first and second terminals;

third and fourth semiconductor switch packages arranged in a second row parallel to the first row, each of the third and fourth semiconductor switch packages comprising a semiconductor switch having first and second terminals; and

a laminated bus bar assembly disposed on the first and second rows of semiconductor switch packages and comprising:

a first plate interconnecting the first terminals of the first and second semiconductor switch packages and providing a first impedance therebetween;

a second plate overlapping the first plate, interconnecting the first terminals of the third and fourth semiconductor switch packages and providing a second impedance therebetween; and

a third plate overlapped by the first and second plates and having a first subregion electrically connected to the second terminals of the first and third semiconductor switch packages and a second subregion electrically connected to the second terminals of the second and fourth semiconductor switch packages, the third plate having at least one feature between the first and second subregions that provides a third impedance between the second terminals of the first and second semiconductor switch packages and between the second terminals of the third and fourth semiconductor switch packages that is greater than the first and second impedances.

14. The apparatus of claim 13, wherein the second plate comprises a unitary flat plate having at least one slot between the first and second subregions.

15. The apparatus of claim 13, wherein second plate comprises a unitary flat plate having at least one groove between the first and second subregions.

16. The apparatus of claim 13, wherein the first, second, third and fourth semiconductor switch packages each comprise IGBTs, wherein the first terminals comprise collector terminals and wherein the second terminals comprise emitter terminals.



17. The apparatus of claim 16, further comprising respective first and second control circuit assemblies configured to drive gate terminals of the IGBTs of respective ones of the first and second semiconductor switch packages, wherein a gate driver circuit of the second control circuit assembly is slaved to the first control circuit assembly.

18. An apparatus comprising:
a first conductive plate configured to electrically interconnect collector terminals of first and second IGBT packages and providing a first impedance between collector terminals of the first and second IGBT packages; and
a second conductive plate overlapping the first conductive plate and having first and second subregions configured to electrically interconnect emitter terminals of the IGBTs in respective ones of the first and second IGBT packages, the second conductive plate having a feature between the first and second subregions that provides a second impedance between the emitter terminals of the first and second IGBT packages that is greater than the first impedance.

19. The apparatus of claim 18, wherein the second conductive plate comprises a flat plate having at least one slot between the first and second subregions.

20. The apparatus of claim 18, wherein second plate comprises a flat plate having at least one groove between the first and second subregions.

1/5



2/5




FIG. 3




FIG. 4




FIG. 5

4/5




FIG. 6






FIG. 7



INTERNATIONAL SEARCH REPORT

International application No
PCT/EP2020/025452

A. CLASSIFICATION OF SUBJECT MATTER INV. H02M7/00 H01G9/26 H05K7/14 H01L23/64 H01G11/82 H02G5/00 ADD. According to International Patent Classification (IPC) or to both national classification and IPC																							
B. FIELDS SEARCHED Minimum documentation searched (classification system followed by classification symbols) H02M H05K H01G H02G H01L Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) EPO-Internal																							
C. DOCUMENTS CONSIDERED TO BE RELEVANT <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Category*</th> <th style="width: 70%;">Citation of document, with indication, where appropriate, of the relevant passages</th> <th style="width: 20%;">Relevant to claim No.</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">X</td> <td>JP 2012 095472 A (MITSUBISHI ELECTRIC CORP; TOSHIBA MITSUBISHI ELEC INC) 17 May 2012 (2012-05-17)</td> <td style="text-align: center;">1-12, 18-20</td> </tr> <tr> <td style="text-align: center;">Y</td> <td>paragraphs [0012], [0013], [0021], [0031], [0032], [0037], [0042], [0047], [0051], [0053]; figures 1-12 -----</td> <td style="text-align: center;">13-17</td> </tr> <tr> <td style="text-align: center;">X</td> <td>EP 3 203 625 A1 (HITACHI LTD [JP]) 9 August 2017 (2017-08-09)</td> <td style="text-align: center;">1,18</td> </tr> <tr> <td style="text-align: center;">Y</td> <td>paragraphs [0015], [0016]; figures 1, 5, 13, 14, 20 -----</td> <td style="text-align: center;">13-17</td> </tr> <tr> <td style="text-align: center;">X</td> <td>US 2007/119820 A1 (SCHILLING OLIVER [DE] ET AL) 31 May 2007 (2007-05-31)</td> <td style="text-align: center;">1,18</td> </tr> <tr> <td style="text-align: center;">Y</td> <td>paragraphs [0038], [0040], [0042] - [0044]; figures 3-6 ----- -/-</td> <td style="text-align: center;">13-17</td> </tr> </tbody> </table>			Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.	X	JP 2012 095472 A (MITSUBISHI ELECTRIC CORP; TOSHIBA MITSUBISHI ELEC INC) 17 May 2012 (2012-05-17)	1-12, 18-20	Y	paragraphs [0012], [0013], [0021], [0031], [0032], [0037], [0042], [0047], [0051], [0053]; figures 1-12 -----	13-17	X	EP 3 203 625 A1 (HITACHI LTD [JP]) 9 August 2017 (2017-08-09)	1,18	Y	paragraphs [0015], [0016]; figures 1, 5, 13, 14, 20 -----	13-17	X	US 2007/119820 A1 (SCHILLING OLIVER [DE] ET AL) 31 May 2007 (2007-05-31)	1,18	Y	paragraphs [0038], [0040], [0042] - [0044]; figures 3-6 ----- -/-	13-17
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.																					
X	JP 2012 095472 A (MITSUBISHI ELECTRIC CORP; TOSHIBA MITSUBISHI ELEC INC) 17 May 2012 (2012-05-17)	1-12, 18-20																					
Y	paragraphs [0012], [0013], [0021], [0031], [0032], [0037], [0042], [0047], [0051], [0053]; figures 1-12 -----	13-17																					
X	EP 3 203 625 A1 (HITACHI LTD [JP]) 9 August 2017 (2017-08-09)	1,18																					
Y	paragraphs [0015], [0016]; figures 1, 5, 13, 14, 20 -----	13-17																					
X	US 2007/119820 A1 (SCHILLING OLIVER [DE] ET AL) 31 May 2007 (2007-05-31)	1,18																					
Y	paragraphs [0038], [0040], [0042] - [0044]; figures 3-6 ----- -/-	13-17																					
☒ Further documents are listed in the continuation of Box C. ☒ See patent family annex.																							
* Special categories of cited documents : "A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier application or patent but published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art "&" document member of the same patent family																							
Date of the actual completion of the international search 12 January 2021		Date of mailing of the international search report 21/01/2021																					
Name and mailing address of the ISA/ European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Fax: (+31-70) 340-3016		Authorized officer Kanelis, Konstantin																					

INTERNATIONAL SEARCH REPORT

International application No
PCT/EP2020/025452

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	CN 103 701 300 A (SHENZHEN SINE ELECTRIC CO LTD) 2 April 2014 (2014-04-02) abstract; figures 2,8-12 -----	1,18
X	US 2017/027074 A1 (ICHIKAWA HIROAKI [JP]) 26 January 2017 (2017-01-26) paragraphs [0092], [0093], [0094], [0098], [0100]; figure 7 -----	1,18

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/EP2020/025452

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
JP 2012095472 A	17-05-2012	JP 5528299 B2 JP 2012095472 A	25-06-2014 17-05-2012
EP 3203625 A1	09-08-2017	CN 107046372 A EP 3203625 A1 JP 6470196 B2 JP 2017139915 A	15-08-2017 09-08-2017 13-02-2019 10-08-2017
US 2007119820 A1	31-05-2007	DE 10352671 A1 EP 1683197 A2 JP 2007511083 A US 2007119820 A1 WO 2005048347 A2	23-06-2005 26-07-2006 26-04-2007 31-05-2007 26-05-2005
CN 103701300 A	02-04-2014	NONE	
US 2017027074 A1	26-01-2017	CN 106133908 A DE 112015001270 T5 JP 6245377 B2 JP WO2016056320 A1 US 2017027074 A1 WO 2016056320 A1	16-11-2016 09-02-2017 13-12-2017 27-04-2017 26-01-2017 14-04-2016