



(51) International Patent Classification:

H01L 29/78 (2006.01) H01L 29/417 (2006.01)
H01L 29/66 (2006.01)

(21) International Application Number:

PCT/US2016/055004

(22) International Filing Date:

30 September 2016 (30.09.2016)

(25) Filing Language:

English

(26) Publication Language:

English

(71) Applicant: INTEL CORPORATION [US/US]; 2200 Mission College Boulevard, Santa Clara, California 95054 (US).

(72) Inventors: JAN, Chia-Hong; 12849 NW Lorraine Drive, Portland, Oregon 97229 (US). HAFEZ, Walid M.; 4060 NW Carlton Court, Portland, Oregon 97229 (US). CHANG, Hsu-Yu; 5530 NE Hidden Creek Drive, Apt.

306, Hillsboro, Oregon 97124 (US). DIAS, Neville L.; 2920 NW Moda Way, #836, Hillsboro, Oregon 97124 (US). RA-MASWAMY, Rahul; 16813 NW Vida Street, Portland, Oregon 97229 (US). OLAC-VAW, Roman W.; 5739 NE Silo Drive, Hillsboro, Oregon 97124 (US). LEE, Chen-Guan; 14648 NW Rich Court, Portland, Oregon 97229 (US).

(74) Agent: BRASK, Justin, K. et al.; Schwabe, Williamson & Wyatt, 1211 SW 5th Ave., Suite 1900, Portland, OR 97204 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA,

(54) Title: DEPLETION MODE GATE IN ULTRATHIN FINFET BASED ARCHITECTURE




FIG. 1

(57) Abstract: A transistor device including a transistor including a body disposed on a substrate, a gate stack contacting at least two adjacent sides of the body and a source and a drain on opposing sides of the gate stack and a channel defined in the body between the source and the drain, wherein a conductivity of the channel is similar to a conductivity of the source and the drain. An input/output (IO) circuit including a driver circuit coupled to the logic circuit, the driver circuit including at least one transistor device is described. A method including forming a channel of a transistor device on a substrate including an electrical conductivity; forming a source and a drain on opposite sides of the channel, wherein the source and the drain include the same electrical conductivity as the channel; and forming a gate stack on the channel.



PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Declarations under Rule 4.17:

— *of inventorship (Rule 4.17(iv))*

Published:

— *with international search report (Art. 21(3))*

DEPLETION MODE GATE IN ULTRATHIN FINFET BASED ARCHITECTURE

BACKGROUND

Field

5 Integrated circuit devices.

Description of Related Art

Conventional high voltage transistors such as input/output (IO) transistors suffer from hot carrier issues arising from minority carrier collisions with dopants in the channel. This effect is aggravated by the generally high source/drain bias usually applied to such devices.

10 In addition, the long channel lengths required to support high source/drain bias result in lower drive strengths.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 shows a block diagram of an input/output (IO) circuit in an integrated
15 circuit.

Figure 2 shows an application of depletion mode transistor devices in a buffer circuit.

Figure 3 shows a cross-sectional side view of an embodiment of a field effect transistor (FET) device such as a metal oxide semiconductor FET (MOSFET).

Figure 4A shows one embodiment of the device through line 4-4' of **Figure 3**.

20 **Figure 4B** shows another embodiment of the device through line 4-4' of **Figure 3**.

Figure 5 shows a perspective side view of the structure including a substrate that may be any material that may serve as a foundation on which a multi-gate depletion mode FET may be constructed.

Figure 6 shows the structure of **Figure 5** following a removal of the mask on the fin
25 and following the deposition of dielectric layer on the substrate.

Figure 7 shows the structure of **Figure 6** following a recession of a dielectric layer to expose the fin.

Figure 8 shows the structure of **Figure 7** following the formation of a sacrificial or dummy gate stack on the fin.

30 **Figure 9** shows the structure of **Figure 8** through line 9-9' showing the sacrificial or dummy gate stack and sidewall spacers following the formation of a source and a drain.

Figure 10 shows a perspective view of structure 400 of **Figure 9** following an introduction of a dielectric material on the device and a removal of the sacrificial gate stack.

Figure 11 shows the structure of **Figure 10** through line 11-11' following the introduction of an oxide layer on a channel region of the fin.

Figure 12 shows the structure of **Figure 11** following the formation of a gate stack on the channel region of the fin.

5 **Figure 13** shows a top side perspective of the structure of **Figure 12** following the deposition of a dielectric material on the structure.

Figure 14 presents a flow chart of the process describe with reference to **Figures 5-12**.

10 **Figure 15** shows a perspective side view of the structure that includes a substrate and having a sacrificial fin formed therein surrounded by dielectric material.

Figure 16 shows the structure of **Figure 15** following the removal of the sacrificial fin to form a trench of a controlled size and shape.

Figure 17 shows the structure of **Figure 16** following the introduction of a buffer material in the trench.

15 **Figure 18** shows the structure of **Figure 17** following a removal of a portion of the buffer material in the trench and the introduction of an intrinsic material into the trench.

Figure 19 shows the structure of **Figure 18** following a recession of the dielectric layer such that the intrinsic layer is protruding above a plane defined by the dielectric layer as a fin structure.

20 **Figure 20** shows the structure of **Figure 19** following the formation of a sacrificial gate stack on a channel region of the fin and the sidewalls spacer on the gate stack.

Figure 21 shows the structure of **Figure 20** through line 21-21' showing the sacrificial or dummy gate stack on the fin and after forming a source and a drain on opposite sides of a channel region of the fin.

25 **Figure 22** shows a top perspective view of the structure of **Figure 21** following the introduction of a dielectric material on the device and the removal of sacrificial or dummy gate stack and the exposure of a channel region of the fin defined by the intrinsic layer.

Figure 23 shows the structure of **Figure 22** through line 23-23' following the deposition of an oxide layer on the channel region of the intrinsic layer.

30 **Figure 24** shows the structure of **Figure 23** following an anneal to reduce a width of the fin and the formation of a gate stack on the fin.

Figure 25 presents a flow chart of the process.

Figure 26 is an interposer implementing one or more embodiments.

Figure 27 illustrates an embodiment of a computing device.

DETAILED DESCRIPTION

A depletion mode transistor device is described. In one embodiment, the depletion mode transistor device is a non-planar or three-dimensional transistor including a transistor body or fin on a substrate, a gate stack contacting at least two adjacent sides of the body and a source and a drain on opposing sides of the gate stack and a channel defined in the body or fin between the source and the drain. The channel of the transistor device has a conductivity (e.g., p or n conductivity) that is similar to a conductivity of the source and the drain. As a depletion mode device, the transistor device is conductive when a gate source voltage is zero.

5 An input/output (IO) circuit including one or more depletion mode transistors is also described.

Figure 1 shows a block diagram of an input/output (IO) circuit in an integrated circuit. In this embodiment, IO circuit 100 includes logic circuit 110 connected to driver circuit 115 and is operable to provide input 125 to driver circuit 115. Driver circuit 115 is powered by supply voltage 120. Driver circuit 115 is also connected to pad 130 that is operable to be connected to external device 105 through, for example, a transmission line. In one embodiment, logic circuit 110 generates output 125 that is provided to driver circuit 115. Driver circuit 115 is used to for sending signals to external device 105 in a transmission mode. IO circuit 100 also includes receiver circuit 135. Receiver circuit 135 is connected to pad 130 and is powered by supply voltage 120. Receiver circuit 135 is operable to provide an output to logic circuit 110. Receiver circuit 135 is used for receiving signals from external device 105 in a receive mode. In this embodiment, IO circuit 100 also includes electro-static discharge (ESD) circuit 140 connected between pad 130 and driver circuit 115/receiver circuit 135.

In the embodiment of an IO circuit described above with reference to **Figure 1**, IO circuit 100 acts as an interface between core logic circuits and an external device. Typically core logic circuits require a low voltage (e.g., 2.5 volts). Some peripheral components or external devices operate at higher voltages (e.g., 3.3 volts, 5 volts). To interface with such devices, IO circuit 100 includes one or more high voltage IO transistors (e.g., a transistor that can function at a voltage of 3.3 volts or higher to achieve switching or maintain a logic state). Representatively, at least receiver circuit 135 in IO circuit 100 may include one or more high voltage IO transistors. In one embodiment, the one or more high voltage IO transistors operate in depletion mode. Operation in depletion mode permits conduction through a channel of such a transistor, particularly a non-planar or three-dimensional transistor (e.g.,

finfet), to occur through a majority or the entire channel cross-section and is not limited to surface conduction operation typically seen in enhancement mode devices. **Figure 2** shows an application of depletion mode transistor device in a simple circuit. **Figure 2** representatively shows a buffer circuit including transistor 210 and transistor 220, each a depletion mode transistor. This representative circuit helps to isolate input signal 230 from output voltage 240. Due to the high impedance of gate of transistor 210, very low current is drawn from input signal 230. Transistor 210 and transistor 220 (biased as a resistor) help to provide the power for output signal 240.

Figure 3 shows a cross-sectional side view of an embodiment of a field effect transistor (FET) device such as a metal oxide semiconductor FET (MOSFET). **Figure 4A** and **Figure 4B** show different embodiments of the device through line 4-4' of **Figure 3**. Referring to **Figures 3** and **4A-4B**, device 300 includes substrate 310 that is, for example, a single crystal silicon substrate. In this embodiment, a material of substrate 310 (e.g., silicon) is used as a channel material for a transistor device. **Figure 3** shows transistor device 300 includes diffusion region or source 350 and diffusion region or drain 355. For an NMOS device, representatively each source 350 and drain 355 are a n^{++} doped material and for a PMOSFET, source 350 and drain 355 are p^{++} doped material. Disposed between source 350 and drain 355 is channel 3100 of substrate 310. In one embodiment, channel 3100 is doped to be of the same conductivity type as a source and drain (e.g., doped n-type or an NMOS or p-type or a PMOS). In this embodiment, channel 3100 has a length dimension, L, on the order of 100 nanometers (nm) or greater (e.g., 100 nm to one micron).

Overlying channel 3100 is a gate stack including a gate dielectric and a gate electrode. **Figures 3** and **4A-4B** show gate dielectric layer 370. As shown in **Figures 4A-4B**, in this embodiment, the gate stack is in contact with each side of the channel (in contact with the top and opposing sidewalls of the channel as viewed). Gate dielectric 370 is, for example, a silicon dioxide or a dielectric material having a dielectric constant greater than silicon dioxide (a high-k material) or a combination of silicon dioxide and a high-k material or multiple high-k materials. Disposed on gate dielectric 370 is gate electrode 375. In one embodiment, gate electrode 375 is a metal or metal compound or alloy or a silicide. Examples of a material for gate electrode 374 include tungsten, titanium, tantalum or a nitride of tungsten, titanium and tantalum.

As illustrated in **Figures 4A-4B**, in one embodiment, transistor 300 is a non-planar depletion mode FET formed in a transistor body surrounded by dielectric layer 325 of, for example, silicon dioxide or a low-k dielectric material. A portion of the body including

channel 3100 is disposed above the level of dielectric layer 325 as fin. In one embodiment, channel 3100 has a width, W_2 , that is reduced relative to a width, W_1 , of the body at an interface with dielectric layer 325 ($W_2 < W_1$). In one embodiment, channel 3100 has an average width, W_2 , on the order of less than 10 nm, such as 2 nm to 6 nm. A width, W_2 , of channel may vary along a height dimension where, for example, the channel width is reduced. A width of channel 3100 is made narrow relative to an enhancement or mode transistor device to allow relatively easy pinch off to turn the transistor off. Unlike enhancement mode transistors that are normally "off" devices, depletion mode transistors are "normally-on" and require no gate current to function. Channel 3100 is fully conductive and current flows between drain 355 and source 350 when gate 375 is at zero volts. Increasing a negative bias at gate 375 will reduce conduction in the channel until a threshold voltage is reached and conduction stops. Channel 3100 having an average width, W_2 , less than 10 nm (e.g., 2 nm to 6 nm) improves device function (e.g., on/off states are improved). **Figures 4A-4B** illustrate that a profile of the channel may have a variety of shapes particularly after a process to form the channel or reduce a width of the channel as described herein. **Figure 4A** shows channel 3100 having a generally rectangular profile while **Figure 4B** shows channel 3100 with a curved apex and a generally salient base (i.e., a base of channel 3100 is wider than an apex).

Figures 5-13 describe a process of forming a depletion mode FET such as illustrated in **Figures 3-4**. **Figure 14** presents a flow chart of the process. Referring to **Figure 5** and with reference to the flow chart of **Figure 14**, the process begins by defining fin structures in a substrate material (block 510, **Figure 14**). **Figure 5** shows a perspective side view of structure 400 including substrate 410 that may be any material that may serve as a foundation on which a multi-gate depletion mode FET may be constructed. Representatively, substrate 410 is a portion of a larger substrate such as a wafer. In one embodiment, substrate 410 is a semiconductor material such as single crystal silicon. Substrate 410 may be a bulk substrate or, in another embodiment, a semiconductor on insulator (SOI) structure. **Figure 5** shows substrate 410 following a patterning of the substrate to define transistor body or fin 4100. Fin 4100 may be formed by mask and etch process where, for example, a mask (e.g., a hardmask) is introduced on a surface (superior surface as viewed) of substrate 410 to protect the areas of the substrate where a fin will be defined to provide openings in non-fin areas. Once the mask is patterned, substrate 410 may be etched to remove material in unprotected areas. A substrate of silicon may be etched with a wet or dry etch. Representatively, a suitable etchant is chlorine or fluorine plasma based etch chemistry. In one embodiment, fin 4100 is etched

to have a height, H, on the order of 100 nm to 400 nm. **Figure 6** shows the structure of **Figure 5** following a removal of the mask on the fin and following the deposition of a dielectric layer on the substrate on opposite sides of fin 4100 (block 515, **Figure 14**). In one embodiment, dielectric layer 425 is silicon dioxide or a low-k dielectric material. Following deposition of dielectric layer 425, a surface of structure 400 (a superior surface as viewed) is polished to the level of fin 4100 so that fin is exposed. **Figure 6** also shows the implanting of a dopant for the transistor device to be formed in the transistor body or fin. Representatively, dopant 415 is introduced into a designated channel region of the fin. Where the channel of a transistor device is to be doped to have a similar conductivity as corresponding source and drain of the device, the dopant may also be used to form or partially form the source and drain. **Figure 6** shows dopant 415 of, for example, arsenic for an n-type device or boron or phosphorous for a p-type device (block 320, **Figure 14**).

Figure 7 shows structure 400 of **Figure 6** following a recession of dielectric layer 425 to expose fin 4100. **Figure 8** shows structure 400 of **Figure 7** following the formation of a sacrificial or dummy gate stack on fin 4100 (block 525, **Figure 14**). In one embodiment, a sacrificial or dummy gate stack includes gate dielectric 460 of, for example, silicon dioxide. Disposed on gate dielectric layer 460, in one embodiment, is dummy gate 465 of, for example, polysilicon deposited by, for example, a chemical vapor deposition process. In one embodiment, the sacrificial gate dielectric and subsequently, the sacrificial gate electrode may each be introduced as a blanket and patterned by etching to form the gate stack. Sidewall spacers may then be added by depositing a dielectric layer and patterning the dielectric layer. **Figure 8** shows sidewall spacers 285 on opposite sides of the sacrificial gate stack.

Figure 9 shows structure 400 of **Figure 8** through line 9-9' showing the sacrificial or dummy gate stack on the channel region of fin 4100 and following the formation of a source and a drain. In one embodiment, source 450 and drain 455 are formed by the implantation of a dopant into diffusion regions of fin 4100. For a depletion device, source 450 and drain 455 are doped to have a similar conductivity as a channel of the device (if the channel is doped n-type, source 450 and drain 455 are doped n-type; if the channel is doped p-type, source 450 and drain 455 are doped p-type). Representatively, the implantation of a dopant such as an n-type dopant (e.g., arsenide) or a p-type (e.g., boron) is introduced at a higher concentration than a concentration of a similar dopant in a channel region of the device. In another embodiment, source 450 and drain 455 are formed by initially removing portions of fin 4100 in diffusion regions (source and drain regions) in the fin. Representatively, an etch undercut

(EUC) is performed to remove portions of fin 4100 in regions corresponding to a source and a drain with dummy gate 465 and sidewalls spacers 485 protecting fin 4100 in a channel region. Following a removal of fin material in source and drain regions to leave voids, source 450 and drain 455 are formed in respective voids. In one embodiment, where fin 4100 is an n-type doped silicon, source 450 and drain 455 are n⁺⁺ silicon that may be epitaxially grown.

Figure 10 shows a perspective view of structure 400 of **Figure 9** following the introduction of a dielectric material on the device and a removal of the sacrificial gate stack. In one embodiment, following a formation of source 450 and drain 455, dielectric material 490 is introduced on the structure (on a surface including source 450, drain 455 and dummy gate 465). In one embodiment, dielectric material 490 is silicon dioxide or a low-k material or a combination of material (e.g., low-k materials or silicon dioxide and one or more low-k materials). Dummy gate 465 and gate dielectric 460 are then removed by, for example, masking dielectric material 490 with an opening to expose the gate stack followed by an etch process to remove dummy gate 465 and gate dielectric 460. The sacrificial gate stack may be removed by a mask and etch process. The removal of the sacrificial gate stack exposes a channel region of fin 4100.

Figure 11 shows the structure of **Figure 10** through line 11-11' following the introduction of an oxide on fin 4100 in the exposed channel region of the transistor device. In one embodiment, oxide 470 will be removed after a thermal oxidation. In another embodiment, oxide 470 (e.g., silicon dioxide) may be the gate oxide for the transistor device that is being formed. Representatively, oxide 470 is deposited to a thickness on the order of 1 nm to 5 nm (block 535, **Figure 14**). Following the deposition of oxide 470 on fin 4100 in a channel region, structure 400 is annealed (block 540, **Figure 14**). In one embodiment, structure 400 is subjected to a soak anneal that has the effect of narrowing a width dimension of the fin in the channel region. A representative temperature for the soak anneal is on the order of 400°C to 600°C.

Figure 12 shows the structure of **Figure 11** following a narrowing of a width dimension of the fin in the channel region and the formation of a gate stack on the channel region of the fin. **Figure 12** shows that fin 4100 is narrowed from an initial width, W_1 , of greater than 10 nm to such as, for example, an average width, W_2 , of 10 nm or less (e.g., 2 nm to 6 nm). **Figure 12** shows narrowed fin 4100 retaining a generally rectangular profile. It is appreciated that the thermal oxidation process may modify a shape of fin with, for example, portions along a height dimension oxidizing at a different rate than other portions.

Similarly, a top portion of fin 4100 as viewed may be rounded or non-planar. In one embodiment, where it is desired that oxide 470 serve as a gate dielectric, a gate electrode material may be deposited on oxide 470. In another embodiment, oxide 470 may be replaced with another dielectric material 472 by, for example, removing oxide 470 (e.g., etching) and depositing, for example, a high-k material or another oxide layer or both. **Figure 13** shows a top perspective view of the structure including gate stack 475 deposited on the structure on a channel region of the device including a dielectric material on the structure.

Representative materials for gate electrode 475 include, but are not limited to, tungsten, tantalum, titanium for a nitride of such materials, a metal alloy or a silicide. As described, the gate stack of gate dielectric 470 and gate electrode 475 contacts at least two adjacent sides of fin 4100 (e.g., three sides). Following the formation of gate electrode 475, dielectric material may be introduced over the gate stack and then contacts may be made to source 450 and drain 455 and gate electrode 475 (block 550, **Figure 14**).

In the above embodiment, the transistor body or fin of the transistor device is formed of a base material of the substrate (e.g., silicon). In another embodiment, the fin may be formed of a material other than the base material structure. Where the base material is silicon, other materials include germanium or group III-V compound semiconductor materials. **Figures 15-24** describe an embodiment for forming a device with a channel material different than a base material of the substrate. **Figure 25** presents a flow chart of the process. Another embodiment of a three-dimensional multi-gate FET including a channel region having a similar conductivity as a source and drain of the transistor device allowing such transistor device to operate in a depletion mode is described. Referring to **Figure 15**, **Figure 15** shows a perspective side view of structure 600 that includes substrate 610 that may serve as a foundation on which a multi-gate FET may be constructed. Substrate 610 may be a bulk substrate (e.g., silicon substrate) or, in another embodiment, a silicon on insulator (SOI) structure. **Figure 15** shows substrate 610 following a patterning of the substrate to define sacrificial fin 6100 and after forming a dielectric layer on the substrate (block 715, **Figure 25**). The formation of the sacrificial fin and deposition of a trench dielectric layer may be similar to the formation described above for forming a fin in **Figures 5 and 6**. **Figure 15** shows sacrificial fin 6100 having dielectric layer 625 deposited on opposite sides thereof. In one embodiment, sacrificial fin 6100 has a height on the order of 100 nm to 400 nm. Following deposition of dielectric layer 625, a surface of the structure (a superior surface as viewed) is polished to a level of the top of sacrificial fin 6100 so that the fin is exposed.

Figure 16 shows structure 600 of **Figure 15** following the removal of sacrificial fin 6100 to form a trench of a controlled size and shape (block 720, **Figure 25**). The sacrificial fin may be removed by a mask and etch process. Sacrificial fins of a silicon material may be etched by a dry or wet etch or a combination of the two. Suitable etchants for etching sacrificial fins of a silicon material include potassium hydroxide (KOH) and tetramethylammonium hydroxide (TMAH). The removal of the sacrificial fin forms trench 618. In one embodiment, the etching of the sacrificial fin may be performed to provide a {111} faceting at the bottom of trench 618 to facilitate a growth of a group III-V compound material in the trench. A TMAH or equivalent chemistry may be used to provide such faceting. Alternative geometries are also contemplated.

Figure 17 shows structure 600 of **Figure 16** following the introduction of a buffer material in trench 618 (block 725, **Figure 25**). In one embodiment, buffer material 620 is a group III-V compound material such as, but not limited to, gallium arsenide (GaAs), indium phosphide (InP); silicon germanium (SiGe), gallium phosphide (GaP), gallium arsenide antimony (GaAsSb), indium aluminum arsenide (InAlAs) and gallium antimony (GaSb). The buffer material may be introduced by an epitaxial growth process. In another embodiment, the trench may be filled with a first buffer material of one of the noted materials as, for example, a nucleation layer at a base of trench 618 followed by a second buffer material of another of the noted materials. The trench confined growth of a buffer material or materials offer an advantage of aspect ratio trapping (ART) whereby crystalline quality of the epitaxial layer(s) is enhanced through trapping of threading dislocations, stacking faults, twins, etc., at sidewalls of a trench where defects terminate such that overlying material may be increasingly defect-free. **Figure 17** shows buffer material 620 filling trench 618. In this embodiment, buffer material 620 includes {111} faceted overgrowth protruding off a superior plane defined by dielectric layer 625.

Figure 18 shows structure 600 of **Figure 17** following a removal of a portion of buffer material 620 in trench 618 and the introduction of an intrinsic material into the trench. In one embodiment, the removal of buffer material 620 is performed by an etch to recess the buffer material in the trench (block 730, **Figure 25**). A suitable etchant for buffer material 620 is a peroxide/acid solution or an equivalent chemistry. **Figure 18** shows intrinsic layer 640 formed in trench 618 on buffer material 620 (block 735, **Figure 25**). In one embodiment, intrinsic layer 640 is germanium. Intrinsic layer 640 has a representative height on the order of 40 nm to 100 nm.

Following the introduction of intrinsic layer 640 in trench 618, the structure may be planarized and then the intrinsic layer is doped with a dopant for a desired conductivity of a channel of the transistor device where intrinsic layer is a germanium material, a suitable dopant for a p-type device is, for example, boron or phosphorous. The dopant may be restricted to a channel region of a fin formed of intrinsic layer 640 or, since the transistor device will ultimately be formed with a conductivity of the channel being similar to a conductivity of the source and drain, the entire intrinsic layer may be doped with dopant 615 (block 740, **Figure 25**).

Figure 19 shows structure 600 of **Figure 18** following a recession of dielectric layer 625 such that intrinsic layer 640 is protruding above a plane defined by dielectric layer 625 as a fin structure (block 745, **Figure 25**). A representative height of the exposed fin is on the order of 500 angstroms (Å).

Figure 20 shows a top side perspective view of structure 600 of **Figure 19** following the formation of a sacrificial or dummy gate stack on the fin of intrinsic layer 640 (block 750, **Figure 25**). Similar to the embodiment described above, a gate stack includes gate dielectric layer 660 of, for example, silicon dioxide or a high-k dielectric material. Disposed on gate dielectric layer 660, in one embodiment, is dummy gate 665 of, for example, polysilicon. The formation of the dummy gate may be similar to the methods described above with reference to **Figure 8**. Sidewall spacers 685 may optionally be formed on opposite sides of the sacrificial or dummy gate stack. **Figure 20** shows sidewalls spacer 685.

Figure 21 shows structure 600 of **Figure 20** through line 21-21' showing the sacrificial or dummy gate stack of gate dielectric 660 and dummy gate stack 665 on the fin defined by intrinsic layer 640. **Figure 21** shows the structure following the formation of a source and a drain of the transistor device in intrinsic layer 640 (block 755, **Figure 25**). In one embodiment, source 650 and drain 655 may be formed by implanting dopant into source 650 and drain 655. For germanium, a representative dopant is boron. In another embodiment, an etch under cut (EUC) may be performed to remove portions of intrinsic layer 640 and, following removal, forming source 650 and drain 655 by introducing (e.g., epitaxially) growing a material in the region. In one embodiment, where intrinsic layer 640 is germanium, source 650 and drain 655 are highly-doped germanium (p^{++}) such as boron-doped germanium that is epitaxially grown.

Figure 22 shows a top perspective view of the structure of **Figure 21** following the introduction of a dielectric material on the device and the removal of sacrificial or dummy gate stack and the exposure of a channel region of the fin defined by intrinsic layer 640.

Sacrificial gate stack 665 and sacrificial gate dielectric layer 660 may be removed by, for example, a mask and etch process (block 760, **Figure 25**). **Figure 23** shows the structure of **Figure 22** through line 23-23' following the deposition of an oxide layer on the channel region of intrinsic layer 640 (block 765, **Figure 25**). **Figure 23** shows the fin defined by intrinsic layer 240 has a width, W_1 , that is greater than 10 nm.

Following the introduction of oxide layer 670 on channel region of intrinsic layer 640, structure 600 is subjected to an anneal (such as a soak anneal). The soak anneal has the effect of oxidizing portions of intrinsic layer 640 in the channel region and thus reducing a width of the fin in that region (e.g., portions of a fin of germanium are oxidized at the edges of the fin thus reducing a width of germanium as fin material) (block 770, **Figure 25**). **Figure 24** shows the structure of **Figure 23** following an anneal (e.g., a soak anneal) to narrow a width of the fin. **Figure 24** shows the fin portion of intrinsic layer 240 has an average width, W_2 , after the anneal that is less than its width, W_1 , prior to the anneal (W_1 is 10 nm or greater). In one embodiment, width, W_2 , is less than 10 nm (e.g., 2 nm to 6 nm).

Figure 24 shows the structure of **Figure 23** following the formation of a gate stack on the structure (block 775, **Figure 25**). In one embodiment, oxide layer 670 is replaced with a gate dielectric of silicon dioxide or a high-k dielectric material or a combination of silicon dioxide and a high-k dielectric material. In one embodiment, gate electrode 675 is a material such as tungsten, tantalum, titanium or a nitride, alloy or silicide. Contacts may then be made to the formed transistor as desired.

Figure 26 illustrates interposer 800 that includes one or more embodiments. Interposer 800 is an intervening substrate used to bridge a first substrate 802 to second substrate 804. First substrate 802 may be, for instance, an integrated circuit die. Second substrate 804 may be, for instance, a memory module, a computer motherboard, or another integrated circuit die. Generally, the purpose of interposer 800 is to spread a connection to a wider pitch or to reroute a connection to a different connection. For example, interposer 800 may connect an integrated circuit die to ball grid array (BGA) 806 that can subsequently be connected to second substrate 804. In some embodiments, first and second substrates 802/804 are attached to opposing sides of interposer 800. In other embodiments, first and second substrates 802/804 are attached to the same side of interposer 800. In further embodiments, three or more substrates are interconnected by way of interposer 800.

Interposer 800 may be formed of an epoxy resin, a fiberglass-reinforced epoxy resin, a ceramic material, or a polymer material such as polyimide. In further implementations, the interposer may be formed of alternate rigid or flexible materials that may include the same

materials described above for use in a semiconductor substrate, such as silicon, germanium, and other group III-V and group IV materials.

The interposer may include metal interconnects 808 and vias 810, including but not limited to through-silicon vias (TSVs) 812. Interposer 800 may further include embedded devices 814, including both passive and active devices. Such devices include, but are not limited to, capacitors, decoupling capacitors, resistors, inductors, fuses, diodes, transformers, sensors, and electrostatic discharge (ESD) devices. More complex devices such as radio-frequency (RF) devices, power amplifiers, power management devices, antennas, arrays, sensors, and MEMS devices may also be formed on interposer 800.

In accordance with embodiments, apparatuses or processes disclosed herein including high voltage depletion mode transistor may be used in the fabrication of interposer 800.

Figure 27 illustrates computing device 900 in accordance with one embodiment. Computing device 900 may include a number of components. In one embodiment, these components are attached to one or more motherboards. In an alternate embodiment, these components are fabricated onto a single system-on-a-chip (SoC) die rather than a motherboard. The components in computing device 900 include, but are not limited to, integrated circuit die 902 and at least one communication chip 908. In some implementations communication chip 908 is fabricated as part of integrated circuit die 902. Integrated circuit die 902 may include CPU 904 as well as on-die memory 906, often used as cache memory, that can be provided by technologies such as embedded DRAM (eDRAM) or spin-transfer torque memory (STTM or STTM-RAM).

Computing device 900 may include other components that may or may not be physically and electrically coupled to the motherboard or fabricated within an SoC die. These other components include, but are not limited to, volatile memory 910 (e.g., DRAM), non-volatile memory 912 (e.g., ROM or flash memory), graphics processing unit 914 (GPU), digital signal processor 916, crypto processor 942 (a specialized processor that executes cryptographic algorithms within hardware), chipset 920, antenna 922, display or a touchscreen display 924, touchscreen controller 926, battery 928 or other power source, a power amplifier (not shown), global positioning system (GPS) device 944, compass 930, motion coprocessor or sensors 932 (that may include an accelerometer, a gyroscope, and a compass), speaker 934, camera 936, user input devices 938 (such as a keyboard, mouse, stylus, and touchpad), and mass storage device 940 (such as hard disk drive, compact disk (CD), digital versatile disk (DVD), and so forth).

Communications chip 908 enables wireless communications for the transfer of data to and from computing device 900. The term “wireless” and its derivatives may be used to describe circuits, devices, systems, methods, techniques, communications channels, etc., that may communicate data through the use of modulated electromagnetic radiation through a non-solid medium. The term does not imply that the associated devices do not contain any wires, although in some embodiments they might not. Communication chip 908 may implement any of a number of wireless standards or protocols, including but not limited to Wi-Fi (IEEE 802.11 family), WiMAX (IEEE 802.16 family), IEEE 802.20, long term evolution (LTE), Ev-DO, HSPA+, HSDPA+, HSUPA+, EDGE, GSM, GPRS, CDMA, TDMA, DECT, Bluetooth, derivatives thereof, as well as any other wireless protocols that are designated as 3G, 4G, 5G, and beyond. Computing device 900 may include a plurality of communication chips 908. For instance, a first communication chip may be dedicated to shorter range wireless communications such as Wi-Fi and Bluetooth and a second communication chip may be dedicated to longer range wireless communications such as GPS, EDGE, GPRS, CDMA, WiMAX, LTE, Ev-DO, and others.

Processor 904 of computing device 900 includes one or more devices, such as high voltage depletion mode transistors, that are formed in accordance with embodiments presented above. The term “processor” may refer to any device or portion of a device that processes electronic data from registers and/or memory to transform that electronic data into other electronic data that may be stored in registers and/or memory.

Communication chip 908 may also include one or more devices, such as voltage depletion mode transistors, that are formed in accordance with embodiments presented above.

In further embodiments, another component housed within computing device 900 may contain one or more devices, such as voltage depletion mode transistors, that are formed in accordance with implementations presented above.

In various embodiments, computing device 900 may be a laptop computer, a netbook computer, a notebook computer, an ultrabook computer, a smartphone, a tablet, a personal digital assistant (PDA), an ultra mobile PC, a mobile phone, a desktop computer, a server, a printer, a scanner, a monitor, a set-top box, an entertainment control unit, a digital camera, a portable music player, or a digital video recorder. In further implementations, computing device 900 may be any other electronic device that processes data.

EXAMPLES

Example 1 is a transistor device including a body disposed on a substrate, a gate stack

contacting at least two adjacent sides of the body and a source and a drain on opposing sides of the gate stack and a channel defined in the body between the source and the drain, wherein a conductivity of the channel is similar to a conductivity of the source and the drain, and wherein the transistor device is conductive when a gate source voltage is zero.

5 In Example 2, the channel of the transistor device of Example 1 includes a width between opposing sidewalls of the gate stack of less than 10 nanometers.

In Example 3, the channel of the transistor device of Example 1 includes a width between opposing sidewalls of the gate stack of 2 nanometers to 6 nanometers.

10 In Example 4, the channel of the transistor device of Example 1 includes a length measured between the source and the drain of 100 microns or greater.

In Example 5, the transistor device of Example 1 further includes a logic circuit and a pad operable for connection to an external device, wherein the transistor includes an interface between the logic circuit and the pad.

15 Example 6 is an input/output (IO) circuit including a logic circuit; a driver circuit coupled to the logic circuit, the driver circuit including at least one transistor device including a body disposed on a substrate, a gate stack contacting at least two adjacent sides of the body and a source and a drain on opposing sides of the gate stack and a channel defined in the body between the source and the drain, wherein a conductivity of the channel is similar to a conductivity of the source and the drain; and a pad coupled to the driver circuit, the pad
20 operable for connection to an external device.

In Example 7, the at least one transistor of the IO circuit of Example 6 is conductive when a gate source voltage is zero.

In Example 8, the body of the transistor of the IO circuit of Example 6 includes a width between opposing sidewalls of the gate stack of less than 10 nanometers.

25 In Example 9, the channel of the IO circuit of Example 6 includes a width between opposing sidewalls of the gate stack of 2 nanometers to 6 nanometers.

In Example 10, the channel of the transistor of the IO circuit of any of Examples 6-9 has a length measured between the source and the drain of 100 microns or greater.

30 Example 11 is a method of forming a transistor device including forming a channel on a substrate; doping the channel with an amount of atoms to establish an electrical conductivity; forming a source on the substrate on a first side of the channel and a drain on the substrate on a second side of the channel, wherein the first side is opposite the second side, wherein the source and the drain include the same electrical conductivity as the channel; and forming a gate stack on the channel, the gate stack including a gate dielectric and a gate

electrode.

In Example 12, forming a channel of the body of Example 11 includes forming a body on the substrate with an initial width and reducing the initial width to a reduced width.

5 In Example 13, the reduced width of the body of Example 11 includes a width of less than 10 nanometers.

In Example 14, the reduced width of the body of Example 12 includes a width of 2 nanometers to 6 nanometers.

In Example 15, the length of the body of any of Examples 8-11 measured between the source and the drain is 100 microns or greater.

10 In Example 16, prior to forming a gate stack of the channel, the method of any of Examples 8-12 includes oxidizing a portion of a material of the channel.

In Example 17, oxidizing a portion of a material of the channel of the method of Example 16 includes depositing an oxide material on the channel and annealing the channel.

15 In Example 18, after oxidizing a portion of a material of the channel, the method of Example 17 includes removing the oxide material.

In Example 19, forming a channel of the method of any of Examples 11-18 includes forming a body of channel material projecting above a dielectric layer on the substrate.

20 In Example 20, forming a gate stack on the channel of the method of Example 19 includes forming a gate stack to contact at least two adjacent sides of the body of channel material.

The above description of illustrated implementations, including what is described in the Abstract, is not intended to be exhaustive or to limit the invention to the precise forms disclosed. While specific implementations of, and examples for, the invention are described herein for illustrative purposes, various equivalent modifications are possible within the scope, as those skilled in the relevant art will recognize.

25 These modifications may be made in light of the above detailed description. The terms used in the following claims should not be construed to limit the invention to the specific implementations disclosed in the specification and the claims. Rather, the scope of the invention is to be determined entirely by the following claims, which are to be construed
30 in accordance with established doctrines of claim interpretation.

CLAIMS

1. A transistor device comprising:
a body disposed on a substrate, a gate stack contacting at least two adjacent sides of
5 the body and a source and a drain on opposing sides of the gate stack and a channel defined
in the body between the source and the drain, wherein a conductivity of the channel is similar
to a conductivity of the source and the drain, and wherein the transistor device is conductive
when a gate source voltage is zero.
- 10 2. The transistor device of claim 1, wherein the channel comprises a width between
opposing sidewalls of the gate stack of less than 10 nanometers.
3. The transistor device of claim 1, wherein the channel comprises a width between
opposing sidewalls of the gate stack of 2 nanometers to 6 nanometers.
- 15 4. The transistor device of claim 1, wherein the channel comprises a length measured
between the source and the drain of 100 microns or greater.
5. The transistor device of claim 1, further comprising a logic circuit and a pad operable
20 for connection to an external device, wherein the transistor comprises an interface between
the logic circuit and the pad.
6. An input/output (IO) circuit comprising:
a logic circuit;
25 a driver circuit coupled to the logic circuit, the driver circuit comprising at least
one transistor device comprising a body disposed on a substrate, a gate stack contacting at
least two adjacent sides of the body and a source and a drain on opposing sides of the gate
stack and a channel defined in the body between the source and the drain, wherein a
conductivity of the channel is similar to a conductivity of the source and the drain; and
30 a pad coupled to the driver circuit, the pad operable for connection to an external
device.
7. The IO circuit of claim 6, wherein the at least one transistor is conductive when a gate
source voltage is zero.

8. The IO circuit of claim 6, wherein body of the transistor comprises a width between opposing sidewalls of the gate stack of less than 10 nanometers.
- 5 9. The IO circuit of claim 6, wherein the channel comprises a width between opposing sidewalls of the gate stack of 2 nanometers to 6 nanometers.
10. The IO circuit of claim 6, wherein the channel of the transistor has a length measured between the source and the drain of 100 microns or greater.
- 10 11. A method of forming a transistor device comprising:
forming a channel on a substrate;
doping the channel with an amount of atoms to establish an electrical conductivity;
forming a source on the substrate on a first side of the channel and a drain on the
15 substrate on a second side of the channel, wherein the first side is opposite the second side,
wherein the source and the drain comprise the same electrical conductivity as the channel;
and
forming a gate stack on the channel, the gate stack comprising a gate dielectric and a
gate electrode.
- 20 12. The method of claim 11, wherein forming a channel comprises forming a body on the substrate with an initial width and reducing the initial width to a reduced width.
13. The method of claim 12, wherein the reduced width of the body comprises a width of
25 less than 10 nanometers.
14. The method of claim 12, wherein the reduced width of the body comprises a width of
2 nanometers to 6 nanometers.
- 30 15. The method of claim 12, wherein the length of the body measured between the source and the drain is 100 microns or greater.
16. The method of claim 11, wherein prior to forming a gate stack of the channel, the method comprises oxidizing a portion of a material of the channel.

17. The method of claim 16, wherein oxidizing a portion of a material of the channel comprises depositing an oxide material on the channel and annealing the channel.

5 18. The method of claim 17, wherein after oxidizing a portion of a material of the channel, the method comprises removing the oxide material.

19. The method of claim 11, wherein forming a channel comprises forming a body of channel material projecting above a dielectric layer on the substrate.

10

20. The method of claim 19, wherein forming a gate stack on the channel comprises forming a gate stack to contact at least two adjacent sides of the body of channel material.




FIG. 1

2/17




FIG. 2




FIG. 3




FIG. 4A

FIG. 4B




FIG. 5



FIG. 6

5/17




FIG. 7





FIG. 8

6/17




FIG. 9




FIG. 10

7/17




FIG. 11




FIG. 12





FIG. 13

9/17

**FIG. 14**

10/17




FIG. 15




FIG. 16




FIG. 17




FIG. 18

12/17




FIG. 19




FIG. 20




FIG. 21




FIG. 22




FIG. 23





FIG. 24

15/17

**FIG. 25**





FIG. 26



INTERNATIONAL SEARCH REPORT

International application No.
PCT/US2016/055004**A. CLASSIFICATION OF SUBJECT MATTER****H01L 29/78(2006.01)i, H01L 29/66(2006.01)i, H01L 29/417(2006.01)i**

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H01L 29/78; H01L 29/778; H01L 29/80; H01L 21/84; H01L 29/08; H01L 29/12; H01L 27/12; H01L 29/66; H01L 29/417

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean utility models and applications for utility models
Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKOMPASS(KIPO internal) & Keywords: gate, conductivity, channel, source, drain

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 2008-0197382 A1 (SRIRAM et al.) 21 August 2008 See paragraphs [0043]-[0044], claims 1-5 and figure 2G.	1-20
A	US 2012-0007180 A1 (YIN et al.) 12 January 2012 See paragraphs [0037]-[0038], claims 1-5 and figure 7.	1-20
A	US 2012-0080729 A1 (FUJIKAWA) 05 April 2012 See paragraphs [0114]-[0121], claims 1-4 and figure 13.	1-20
A	US 2015-0214355 A1 (ROHM CO., LTD.) 30 July 2015 See paragraphs [0097]-[0115] and figure 4.	1-20
A	US 2015-0372126 A1 (BUNIN et al.) 24 December 2015 See paragraphs [0042]-[0047] and figures 2A-2B.	1-20

 Further documents are listed in the continuation of Box C. See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

26 June 2017 (26.06.2017)

Date of mailing of the international search report

27 June 2017 (27.06.2017)

Name and mailing address of the ISA/KR

International Application Division
Korean Intellectual Property Office
189 Cheongsa-ro, Seo-gu, Daejeon, 35208, Republic of Korea

Facsimile No. +82-42-481-8578

Authorized officer

KANG, Sung Chul

Telephone No. +82-42-481-8405



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2016/055004

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2008-0197382 A1	21/08/2008	US 7737476 B2	15/06/2010
US 2012-0007180 A1	12/01/2012	US 8735984 B2	27/05/2014
US 2012-0080729 A1	05/04/2012	CA 2764902 A1 CN 102473646 A EP 2555231 A1 EP 2555231 A4 JP 05397289 B2 JP 2011-210834 A KR 10-2012-0125151 A TW 201135931 A US 8624303 B2 WO 2011-121830 A1	06/10/2011 23/05/2012 06/02/2013 30/04/2014 22/01/2014 20/10/2011 14/11/2012 16/10/2011 07/01/2014 06/10/2011
US 2015-0214355 A1	30/07/2015	JP 06061181 B2 JP 2014-038988 A US 2016-0260830 A1 US 9368616 B2 WO 2014-030589 A1	18/01/2017 27/02/2014 08/09/2016 14/06/2016 27/02/2014
US 2015-0372126 A1	24/12/2015	CN 105247680 A EP 2946406 A1 WO 2014-111864 A1	13/01/2016 25/11/2015 24/07/2014