

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
28 February 2008 (28.02.2008)

PCT

(10) International Publication Number
WO 2008/024200 A1

- (51) International Patent Classification:
H01L 21/336 (2006.01) **H01L 21/308** (2006.01)
- (21) International Application Number:
PCT/US2007/017571
- (22) International Filing Date: 7 August 2007 (07.08.2007)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
11/508,047 22 August 2006 (22.08.2006) US
- (71) Applicant (for all designated States except US): **MICRON TECHNOLOGY, INC.** [US/US]; 8000 S. Federal Way, Boise, ID 83707-0006 (US).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): **TANG, Sahn D.** [US/US]; 1273 North Jullian Avenue, Boise, ID 83704 (US). **HALLER, Gordon** [US/US]; 209 W. Linden Street, Boise, ID 83706 (US).
- (74) Agents: **FLETCHER, Michael G.** et al.; Fletcher Yoder PC, 7915 FM 1960 West, Suite 330, Houston, TX 77070 (US).

- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, MT, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).


Declarations under Rule 4.17:

- as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii))
- as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii))

Published:

- with international search report

(54) Title: SYSTEM AND METHOD FOR FABRICATING A FIN FIELD EFFECT TRANSISTOR



(57) Abstract: There is provided a system and method for fabricating a fin field effect transistor. More specifically, in one embodiment, there is provided a method comprising (134) depositing a layer of nitride (164) on a substrate (160), (136) applying a photolithographic mask on the layer of nitride (164) to define a location of a wall, (138) etching the layer of nitride (164) to create the wall, (140) removing the photolithographic mask, (142) depositing a spacer layer adjacent to the wall, (144) etching the spacer layer to create a spacer (170) adjacent to the wall, wherein the spacer (170) and the wall cover a first portion of the substrate (160), and etching a second portion of the substrate (160) not covered by the spacer (170) to create a trench (171).

WO 2008/024200 A1

SYSTEM AND METHOD FOR FABRICATING A FIN FIELD EFFECT TRANSISTOR

BACKGROUND OF THE INVENTION

Field Of The Invention

[0001] Embodiments of the invention relate generally to electronic devices, and, more specifically, to fin field effect transistors ("FETs") and processes for fabricating the same.

Description Of The Related Art

[0002] This section is intended to introduce the reader to various aspects of art that may be related to various aspects of the present invention, which are described and/or claimed below. This discussion is believed to be helpful in providing the reader with background information to facilitate a better understanding of the various aspects of the present invention. Accordingly, it should be understood that these statements are to be read in this light, and not as admissions of prior art.

[0003] Integrated circuits can be found in virtually any electronic device. For example, integrated circuits, such as microprocessors and digital memory chips, are present in products such as computers, cell phones, and microwave ovens. Since their first introduction over a half century ago, integrated circuits have progressively become smaller and increasingly more densely populated. The increase in density provides numerous advantages, including the ability for smaller chips to perform the same functionality as larger chips. Additionally, the smaller size increases performance while reducing power consumption. Specifically, with smaller size, the electrical paths are shorter, allowing lower power logic to be used at fast switching speeds. However, achieving progressively smaller structure size on the chips, and, thus, producing smaller chips, has become increasingly difficult and costly due, at least in part, to reaching physical limitations of standard fabrication techniques. As

such, new and improved processes are constantly being proposed to further reduce cost as well as size.

[0004] Typically, the integrated circuit manufacturing process includes at least three main processes: 1) patterning; 2) adding materials; and 3) removing materials. The patterning process is primarily achieved by employing a photolithographic mask or other form of mask. Through the patterning process, various regions are defined that eventually serve as the components, such as transistors and traces, of the integrated circuit. The process of adding materials includes depositing or growing material on a substrate to create multiple layers. The process of removing materials generally includes an etching process. It is through the etching process that material in regions defined by the mask is removed to form various structures.

[0005] A fin field effect transistor ("fin FET") is a type of metal oxide semiconductor FET ("MOSFET") that is built around a fin (e.g., a tall, thin semiconductive member) extending generally perpendicularly from a substrate. Typically, a gate traverses the fin by conformally running up one side of the fin over the top and down the other side of the fin. Generally, a source and a drain are located on opposite sides of the gate in the fin. In operation, a current through the fin between the source and drain is controlled by selectively energizing the gate.

[0006] Advantageously, fin FETs may have significantly faster switching times and higher current density than conventional complementary metal oxide semiconductor ("CMOS") transistors. In addition, those of ordinary skill in the art will appreciate that fin FETs also typically offer greater control over channel voltages and resistance to short-channel effects. Disadvantageously, the number of iterative steps employed to fabricate a fin FET may exceed those of conventional CMOS processes, and in integrated circuit manufacturing, the number of iterative steps in the fabrication process typically correlates directly with the cost of production. As such, reducing the number of steps employed in fabricating a fin FET would be desirable.

BRIEF DESCRIPTION OF THE DRAWINGS

[0007] Advantages of the invention may become apparent upon reading the following detailed description and upon reference to the drawings, in which:

[0008] Fig. 1 illustrates a block diagram of a processor-based system in accordance with an embodiment of the present technique;

[0009] Fig. 2 illustrates a memory sub-system in accordance with an embodiment of the present technique;

[00010] Fig. 3 illustrates a memory module in accordance with an embodiment of the present technique;

[00011] Fig. 4 illustrates a flow chart depicting a manufacturing process in accordance with an embodiment of the present technique.

[00012] Fig. 5 illustrates a flow chart depicting a technique for active area preparation and spacer formation in accordance with an embodiment of the present technique; and

[00013] Figs. 6-14 are views further illustrating the manufacturing process of Figs. 4 and 5 in accordance with the embodiment of the present technique.

DETAILED DESCRIPTION OF SPECIFIC EMBODIMENTS

[00014] One or more specific embodiments of the present invention will be described below. In an effort to provide a concise description of these embodiments, not all features of an actual implementation are described in the specification. It should be appreciated that in the development of any such actual implementation, as in any engineering or design project, numerous implementation-specific decisions must be made to achieve the developers' specific goals, such as compliance with

system-related and business-related constraints, which may vary from one implementation to another. Moreover, it should be appreciated that such a development effort might be complex and time consuming but would nevertheless be a routine undertaking of design, fabrication, and manufacture for those of ordinary skill having the benefit of this disclosure.

[00015] Some of the subsequently discussed embodiments may facilitate the manufacture of fin field effect transistors ("FETs"). As is described in detail below, in accordance with one embodiment, there is provided a method of fabricating a transistor comprising a fin and a gate, the method comprising performing a first etch to create a first wall of the fin, wherein a location of the etch is not defined by a photolithographic mask, performing a second etch to create a second wall of the fin, and depositing a gate adjacent to the fin, wherein the gate is deposited after the second etch. As such, the following discussion describes devices and process flows in accordance with embodiments of the present processes. Prior to addressing these embodiments from the device and process flow perspective, exemplary systems in accordance with embodiments of the present technique are described.

[00016] Turning to the figures, Fig. 1 depicts one embodiment of a processor-based system, generally designated by a reference numeral 10. As is explained below, the system 10 may include various electronic devices manufactured in accordance with embodiments of the present technique. The system 10 may be any of a variety of types such as a computer, pager, cellular phone, personal organizer, control circuit, and so forth. In a typical processor-based system, one or more processors 12, such as a microprocessor, control the processing of system functions and requests in the system 10. The processor 12 and other subcomponents of the system 10 may include structures manufactured in accordance with embodiments of the present technique, as is subsequently explained.

[00017] The system 10 typically includes a power supply 14. For instance, if the system 10 is a portable system, the power supply 14 may advantageously include a

fuel cell, permanent batteries, replaceable batteries, and/or rechargeable batteries. The power supply 14 may also include an AC adapter, so the system 10 may be plugged into a wall outlet, for instance. The power supply 14 may also include a DC adapter such that the system 10 may be plugged into a vehicle cigarette lighter, for instance.

[00018] Various other devices may be coupled to the processor 12 depending on the functions that the system 10 performs. For instance, a user interface 16 may be coupled to the processor 12. The user interface 16 may include buttons, switches, a keyboard, a light pen, a mouse, a digitizer and stylus, and/or a voice recognition system, for instance. A display 18 may also be coupled to the processor 12. The display 18 may include an LCD, an SED display, a CRT display, a DLP display, a plasma display, an OLED display, LEDs, and/or an audio display, for example. Furthermore, an RF sub-system/baseband processor 20 may also be coupled to the processor 12. The RF sub-system/baseband processor 20 may include an antenna that is coupled to an RF receiver and to an RF transmitter (not shown). One or more communication ports 22 may also be coupled to the processor 12. The communication port 22 may be adapted to be coupled to one or more peripheral devices 24 such as a modem, a printer, a computer, or to a network, such as a local area network, remote area network, intranet, or the Internet, for instance.

[00019] The processor 12 generally controls the system 10 by implementing software programs stored in the memory. The memory is operably coupled to the processor 12 to store and facilitate execution of various programs. For instance, the processor 12 may be coupled to the volatile memory 26 which may include Dynamic Random Access Memory ("DRAM") and/or Static Random Access Memory ("SRAM"). The volatile memory 26 is typically large so that it can store dynamically loaded applications and data. As described further below, the volatile memory 26 may be configured in accordance with embodiments of the present invention.

[00020] The processor 12 may also be coupled to non-volatile memory 28. The non-volatile memory 28 may include a read-only memory ("ROM"), such as an

EPROM, and/or flash memory to be used in conjunction with the volatile memory 26. The size of the ROM is typically selected to be just large enough to store any necessary operating system, application programs, and fixed data. Additionally, the non-volatile memory 28 may include a high capacity memory such as a tape or disk drive memory. As is explained in greater detail below, the non-volatile memory 28, as another example, may also include electronic devices manufactured in accordance with embodiments of the present technique.

[00021] Fig. 2 generally illustrates a block diagram of one embodiment of a portion of a memory sub-system, such as the volatile memory 26. A memory controller 30 is generally provided to facilitate access to storage devices in the volatile memory 26. The memory controller 30 may receive requests to access the storage devices via one or more processors, such as the processor 12, via peripheral devices, such as the peripheral device 24, and/or via other systems (not shown). The memory controller 30 is generally tasked with facilitating the execution of the requests to the memory devices and coordinating the exchange of information, including configuration information, to and from the memory devices.

[00022] The memory sub-system may include a plurality of slots 32 - 46. Each slot 32 - 46 is configured to operably couple a memory module, such as a dual-inline memory module ("DIMM"), to the memory controller 30 via one or more memory buses. Each DIMM generally includes a plurality of memory devices such as DRAM devices capable of storing data, as described further below with reference to Fig. 3. As described further below, each DIMM has a number of memory devices on each side of the module. Each side of the module may be referred to as a "rank." Accordingly, each exemplary slot 32 - 46 is configured to receive a single DIMM having two ranks. For instance, the slot 32 is configured to receive a DIMM having ranks 32A and 32B, the slot 34 is configured to receive a DIMM having ranks 34A and 34B, and so forth. In the present exemplary embodiment, each of the eight memory slots 32 - 46 is capable of supporting a module comprising eight individual

memory devices on each rank 32A/B – 46A/B, as best illustrated with respect to Fig. 3, described further below.

[00023] Referring again to Fig. 2, the memory buses may include a memory data bus 48 to facilitate the exchange of data between each memory device on the DIMMs and the memory controller 30. The memory data bus 48 comprises a plurality of single bit data buses, or transmission lines, each coupled from the memory controller 30 to a memory device. In one embodiment of the volatile memory 26, the memory data bus 48 may include 64 individual data buses. Further, the memory data bus 48 may include one or more individual buses to each memory rank 32A/B – 46A/B which may be used for ECC error detection and correction. As can be appreciated by those skilled in the art, the individual buses of the memory data bus 48 will vary depending on the configuration and capabilities of the system 10.

[00024] The volatile memory 26 also includes a command bus 50 on which address information such as command address (CA), row address select (RAS#), column address select (CAS#), write enable (WE#), bank address (BA), chip select (CS#), clock enable (CKE), and on-die termination (ODT), for example, may be delivered for a corresponding request. Further, the command bus 50 may also be used to facilitate the exchange of configuration information at boot-up. As with the memory data bus 48, the command bus 50 may comprise a plurality of individual command buses. In the present embodiment, the command bus 50 may include 20 individual buses. As previously described with reference to the memory data bus 48, a variety of embodiments may be implemented for the command bus 50 depending on the system configuration.

[00025] Fig. 3 illustrates one embodiment of a memory module 52, such as a DIMM, that may be inserted into one of the memory slots 32-46 (Fig. 2). In the present exemplary view, one side of the memory module 52 is illustrated, and generally designated as the rank 52A. As previously discussed, the memory module 52 may include two ranks 52A and 52B. The rank 52A includes a plurality of

memory devices 56A-56H, such as dynamic random access memory (DRAM) devices, which may be used for storing information. As will be appreciated, the second opposing side of the memory module 52 (52B, not shown) also includes a number of memory devices. The memory module 52 may include an edge connector 54 to facilitate mechanical coupling of the memory module 52 into one of the memory slots 32-46. Further, the edge connector 54 provides a mechanism for electrical coupling to facilitate the exchange of data and control signals from the memory controller 30 to the memory devices 56A-56H (and the memory devices on the second ranks). The embodiment of Fig. 3 may be employed in accordance with various standards. For instance, the memory module 52 may be employed in a single data rate (SDR), fully buffered (FB)-DIMM, double data rate (DDR), and double data rate 2 (DDR2) system 10.

[00026] The memory devices 56A-56H may each include an array of cells (not shown) that each include a transistor and a capacitor or some other memory element. In certain embodiments, at least a portion of the cells may be manufactured in accordance with embodiments of the present techniques. For example, one or more cells may include a fin FET and a memory element, such as a capacitor.

[00027] Accordingly, Fig. 4 is a flowchart illustrating one embodiment of a manufacturing process 100 that may be used to manufacture a fin FET in accordance with embodiments of the present technique. As illustrated in Fig. 4, the exemplary manufacturing process 100 may begin with active area preparation and spacer formation, as indicated by blocks 102 and 104 of Fig. 4. As described above, Fig. 4 is a flowchart illustrating an overview of one embodiment of a manufacturing process. Fig. 5 is a flowchart illustrating additional detail relating to blocks 102 and 104 from Fig. 4 which will be described initially below. In addition, blocks 102 and 104 of Fig. 5 are also be described in combination with Figs. 6A, 6B, and 7, which depict perspective view of a semiconductor structure during the manufacturing process described in relation to Figs. 4 and 5.

[00028] Accordingly, as indicated by block 130 of Fig. 5 and illustrated in Figs. 6A and 6B, active area preparation may begin by providing the substrate 160. As will be appreciated, the substrate 160 may form the foundation of a semiconductor structure. The substrate 160 may include semiconductive materials such as single crystalline or poly crystalline silicon, gallium arsenide, indium phosphide, or other materials with semiconductor properties. Alternately or additionally, the substrate 160 may include a non-semiconductor surface on which an electronic device may be constructed such as a plastic or ceramic work surface, for example. The substrate 160 may be in the form of a whole wafer, a portion of a diced wafer, or a portion of a diced wafer in a packaged electronic device, for instance.

[00029] The technique for active area preparation 102 may then continue with growing and/or otherwise creating a pad oxide layer ("PADOX") 162 on top of and/or adjacent to the substrate 160, as indicated by block 132. As those of ordinary skill in the art will appreciate, the PADOX 162 typically includes a thin, thermally grown oxide that is employed to separate adjacent layers during fabrication of a semiconductor. In one embodiment, the PADOX 162 will be approximately 50 angstroms ("Å") thick.

[00030] Next, the technique for active area preparation 102 may include depositing a nitride layer 164 on top of and/or adjacent to the PADOX 162, as indicated by block 134. In one embodiment, the nitride layer 164 may include a layer of silicon nitride with a thickness between approximately 500 and 700 Å. However, in other embodiments, other suitable types of nitrides and/or other suitable layer thicknesses may be employed in the technique 102. For example, in one embodiment, the nitride layer 164 may include a 100Å-200Å thick section of additional nitride that is deposited to account for the STI etch described below. For the purposes of the present application, it will be appreciated that a "deposited" layer should be construed as being placed above but not necessarily resting on an underlying layer (i.e., there may be intervening layers between the deposited layer and the underlying layer); whereas a

layer “deposited directly on top of” an underlying should be construed as resting directly on top of the underlying layer.

[00031] Next, the technique 102 may include applying a photolithographic mask (not shown in Figs. 6A, 6B, or 7) on top of and/or adjacent to the nitride layer 164, as indicated by block 136. In one embodiment, the photolithographic mask may define a plurality of walls 166, the formation of which are described further below. In one embodiment, a photolithographic mask may define the walls 166 with a width of approximately 200 or less and a length of approximately 1500 or more. After the photolithographic mask has been applied, the technique 102 may involve etching the nitride layer 164 and the PADOX 162 to form the walls 166, as indicated by block 138. In one embodiment, etching the nitride layer and the PADOX 162 may include performing an insitu etch, such as active ion etching or other suitable form of anisotropic etch. Alternatively, other suitable forms of wet and dry etching may be employed. Additionally, in some embodiments, the technique 102 may also include etching through some portion of the substrate 160 in conjunction with etching the nitride layer 164 and the PADOX 162. For example, in one embodiment, the technique 102 may include etching approximately 200A from the substrate 160 in the areas that are not below the walls 166. After the etching has been completed, the technique 102 may include removing the photolithography mask, as indicated by block 140. One embodiment of the semiconductor structure formed after block 140 is illustrated in Fig. 6.

[00032] Turning next to the spacer formation technique 104, this technique may begin by depositing a spacer layer on top and/or adjacent to the nitride layer 164 and the substrate 160, as indicated by block 142. In one embodiment, depositing the spacer layer may include depositing a layer of Tetraethyl Orthosilicate Silcone (“TEOS”) at a thickness of approximately 300A. This TEOS layer may be deposited using an Atomic Layer Chemical Deposition. However, in other embodiments, alternate processes may be employed to deposit the TEOS layer. For example, in other embodiments, a Plasma Enhanced Chemical Vapor Deposition or other suitable

Chemical Vapor Deposition process may be employed. Moreover, in still other embodiments, other suitable spacer materials and/or layer thicknesses may be employed in the technique 104. After depositing the spacer layer, the technique 104 may involve etching the spacer layer to form spacer 170, as indicated by block 144 and illustrated in Fig. 7. In various embodiments, etching the spacer layer may include performing a stop on silicon etch, performing an insitu TEOS silicon etch, or performing another suitable type of etch.

[00033] Returning to Fig. 4 in conjunction with Fig. 8, after the spacers 170 have been formed, the technique 100 may proceed with a shallow trench isolation ("STI") etch, as indicated by block 106. In one embodiment, the STI etch may include etching approximately 2,000 to 3,000 Å into the substrate 160 to create one or more trenches 171. However, in alternate embodiments the STI etch may include etching to another suitable depth into the substrate 160. As will be appreciated, during the STI etch, the nitride layer 164 and the spacer 170 may function as the hard mask to protect those areas of the substrate 160 covered by the nitride layer 164 and the spacer 170 from the STI etching. Fig. 8 illustrates one embodiment of a semiconductor structure after the completion of the STI etch. In addition, although the STI etch (block 106) and the spacer layer etch (block 144) are illustrated in Figs. 4 and 5 as two separate blocks, in one embodiment, these two etches may be performed together.

[00034] Next, the technique 100 may include performing an STI fill and chemical mechanical polish ("CMP") on the semiconductor structure, as indicated by block 108 of Fig. 4 and illustrated in the structure of Fig. 9. In one embodiment, the STI fill may include filling the areas etched out by the STI etch with a spin on dielectric ("SOD") 172 (See Fig. 9). In other embodiments, however, other suitable types of dielectric may be used to fill the areas removed by the STI etch 106. As also indicated by block 108, after the SOD fill has been applied, the technique 100 may also include performing a CMP on the semiconductor structure. In one embodiment, the CMP may include a stop on nitride ("SON") CMP that will polish the SOD fill 172 until the top of the SOD fill 172 is roughly flush with the top of the nitride layer 164. In other

words, the top of the semiconductor structure may be polished until the polisher in the CMP device reaches the nitride layer 164. Fig. 9 illustrates one embodiment of a semiconductor structure following the STI fill and CMP.

[00035] Next, the technique 100 may include etch leveling and a nitride strip, as indicated by block 110. In one embodiment, etch leveling may include a buffer oxide etch using a mixture of ammonia, fluoride, and hydrofluoric acid. In alternate embodiments, however, other suitable types of etch leveling may be employed. Similarly, in one embodiment, the nitride strip illustrated in block 110 may include a wet nitride strip employing boiling phosphoric acid, but in alternate embodiments, other suitable types of wet nitride strip may be employed in the technique 100. Fig. 10 illustrates an exemplary semiconductor structure following the etch leveling and nitride strip (block 110). As illustrated, the etch leveling and nitride strip removed the nitride layer 164 and removed the section of the spacers 170 that was roughly adjacent to the nitride layer 164. It should be noted, however, that the bottom part of the spacers 170 adjacent to the PADOX 162 was not removed by the nitride strip.

[00036] After the etch leveling and nitride strip (block 110), the technique 100 may include a damascene process, as indicated by block 112. In one embodiment, the damascene process may include applying a photolithographic mask 174 to cover the parts of the semiconductor structure that will not ultimately be a part of the fin (see Figs. 11A, 11B, and 12), such as the area of the semiconductor structure that will become contact pads for either the source and/or drain of the semiconductor. The damascene process may also include performing an oxide etch (*e.g.*, an oxide punch) to remove the PADOX 162 (where it is not protected by the mask 174), and then performing a silicon etch to create one side of fins 176. For example, as illustrated by Figs. 11A and 11B, the spacers 170 and the SOD fill 172, each of which is substantially unaffected by the silicon etch, will function as a mask during the silicon etch part of the damascene process. This results in channels 178 that form one wall of each of the fins 176. The depth of the channels 178 (*i.e.*, the depth of the silicon etch) may be adjusted to vary the height of the fins 176. In various embodiments, the height

of the fins 176 may vary between 500A and 2,000A with higher fins exhibiting better isolation between memory cells.

[00037] Next, with the photolithographic mask 174 still in place, the technique 100 may include performing an STI oxide etch to remove the remaining part of the spacer 170 and remove the SOD fill 172 to a depth, as indicated by block 114. Typically, the depth of the STI oxide etch will be roughly approximate to the depth of the channels 178. For example, Fig. 12 illustrates an exemplary semiconductor structure after the STI oxide etch removed the spacers 170 and the SOD fill 172 to the same approximate depth as the channels 178. As illustrated in Fig. 12, in one exemplary embodiment, the STI oxide etch creates one or more double fins 176 (*i.e.*, two fins) extending up from the substrate 160. As shown in Fig. 12, each of the fins 176 in the double fin extends upward from an outcropping 182 of substrate that extends upward from the substrate 160 and is partially separated by the SOD 172 from other outcroppings 182 from the substrate 160. Similarly, each of the fins 176 within a double fin pair, while formed from the substrate 160, may extend upward from one of the outcroppings and be partially separated from the other fin 176 in the double fin by the channel 178.

[00038] Next, the photolithographic mask 174 may be removed, as indicated by block 116 of Fig. 4 and illustrated in Fig. 13. Lastly, a gate may be formed as indicated by block 118 and depicted in Figs. 14A and 14B. In one embodiment, forming the gate may include depositing silicon and/or polysilicon 180 between and/or around the fins 176. Because the fins 176 are recessed below the original surface of the substrate 160, slight misalignments between the gate 180 and the fins 176 will not substantially affect operation of the fin FET. As described above, in one embodiment, the gate 180 is deposited after the fins 176 have been fully formed. Lastly, as also illustrated in Figs. 14A and 14B, a layer of tungsten silicide 182 or other suitable material may be deposited on top of and/or adjacent to the gate 180 to act as a landing pad for context for the fin FET. Moreover, additional contacts 184 for a source and/or drain for the FINFET may also be formed during block 118 of Fig. 4.

[00039] While the invention may be susceptible to various modifications and alternative forms, specific embodiments have been shown by way of example in the drawings and have been described in detail herein. However, it should be understood that the invention is not intended to be limited to the particular forms disclosed. Rather, the invention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the following appended claims.

CLAIMS

1. A method comprising:
depositing a layer of nitride on a substrate;
disposing a photolithographic mask on the layer of nitride, to define a location of a wall;
etching the layer of nitride to create the wall;
removing the photolithographic mask;
depositing a spacer layer adjacent to the wall;
etching the spacer layer to create a spacer adjacent to the wall, wherein the spacer and the wall cover a first portion of the substrate; and
etching a second portion of the substrate not covered by the spacer to create a trench.
2. The method, as set forth in claim 1, wherein depositing the spacer layer comprises depositing a layer of Tetraethyl Orthosilicate Silcone.
3. The method, as set forth in claim 1, comprising filing the trench with a dielectric material.
4. The method, as set forth in claim 3, wherein filing the trench comprises filing the trench with a spin-on dielectric.
5. The method, as set forth in claim 3, comprising etching the layer of nitride to expose a part of the first portion of the substrate.
6. The method, as set forth in claim 5, comprising etching the exposed part of the first portion of the substrate to a depth to create a channel.
7. The method, as set forth in claim 6, comprising etching the dielectric material to approximately the same depth as the substrate.

8. The method, as set forth in claim 7, wherein etching the dielectric material to approximately the same depth as the substrate comprises creating a fin.
9. The method, as set forth in claim 8, wherein creating the fin comprises creating a fin that is recessed below an upper surface of the substrate.
10. The method, as set forth in claim 7, wherein etching the dielectric material to approximately the same depth as the substrate comprises creating a first fin and a second fin.
11. The method, as set forth in claim 7, wherein etching the exposed part of the first portion of the substrate comprises creating a first wall of the first fin and a first wall of the second fin.
12. The method, as set forth in claim 7, comprising forming a gate deposited on the substrate.
13. The method, as set forth in claim 7, comprising forming a gate onto a fin.
14. A method of fabricating a transistor comprising a fin and a gate, the method comprising:
 - performing a first etch to create a first wall of the fin, without using a photolithographic mask;
 - performing a second etch to create a second wall of the fin; and
 - depositing a gate on the fin, wherein the gate is deposited after the second etch.
15. The method, as set forth in claim 14, wherein performing the first etch comprises creating the first wall of the fin that is recessed below the upper surface of a substrate.

16. The method, as set forth in claim 14, wherein the method comprises fabricating a transistor comprising a single gate.
17. The method, as set forth in claim 14, wherein performing the first etch creates a first wall of another fin.
18. A structure comprising:
a trench within a substrate;
an outcropping from the substrate partially defined by the trench, wherein the outcropping comprises a channel formed by an etching process;
a first spacer arrayed on an upper surface of the outcropping on a first side of the trench; and
a second spacer arrayed on the upper surface of the outcropping on a second side of the trench, wherein the first spacer and the second spacer are configured to mask the outcropping during the etching process.
19. The structure, as set forth in claim 18, wherein the channel defines a wall of a fin.
20. The structure, as set forth in claim 18, wherein the first spacer comprises Tetraethyl Orthosilicate Silcone.
21. The structure, as set forth in claim 18, wherein the upper surface of the outcropping is recessed below the upper surface of the substrate.

1/8




FIG. 1




FIG. 2




FIG. 4




FIG. 3

3/8







FIG. 5



5/8




FIG. 9





FIG. 10

6/8

FIG. 11A





FIG. 11B

7/8

FIG. 12





FIG. 13

8/8

FIG. 14A





FIG. 14B

INTERNATIONAL SEARCH REPORT

International application No

PCT/US2007/017571

A. CLASSIFICATION OF SUBJECT MATTER

INV. H01L21/336 H01L21/308

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2005/179030 A1 (SEO HYEOUNG-WON [KR] ET AL SEO HYEOUNG-WON [KR] ET AL) 18 August 2005 (2005-08-18) the whole document	1-21
X	US 2005/110085 A1 (ZHU HUILONG [US] ET AL) 26 May 2005 (2005-05-26) paragraph [0018] - paragraph [0024]; figures 2A-L	1-21
X	US 2005/275040 A1 (ANDERSON BRENT A [US] ET AL) 15 December 2005 (2005-12-15) the whole document	1, 2, 14-20
X	US 6 492 212 B1 (IEONG MEIKEI [US] ET AL) 10 December 2002 (2002-12-10) column 4, line 23 - column 9, line 20; figures 2-18	1, 2, 14-20
	-/--	



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- *Z* document member of the same patent family

Date of the actual completion of the international search

14 November 2007

Date of mailing of the international search report

21/11/2007

Name and mailing address of the ISA/

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Hoffmann, Niels

INTERNATIONAL SEARCH REPORT

International application No

PCT/US2007/017571

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2004/251487 A1 (WU YIDER [US] ET AL) 16 December 2004 (2004-12-16) paragraph [0043]; figures 8A-C -----	1,2
A	US 2005/266638 A1 (CHO EUN-SUK [KR] ET AL) 1 December 2005 (2005-12-01) paragraph [0090] - paragraph [0109]; figures 11A-15B -----	1-20

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/US2007/017571

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 2005179030	A1	18-08-2005	KR 20050081389 A	19-08-2005
US 2005110085	A1	26-05-2005	CN 1619835 A	25-05-2005
US 2005275040	A1	15-12-2005	CN 1707802 A	14-12-2005
			US 2006183289 A1	17-08-2006
US 6492212	B1	10-12-2002	JP 3974837 B2	12-09-2007
			JP 2003163356 A	06-06-2003
			US 2003067017 A1	10-04-2003
US 2004251487	A1	16-12-2004	CN 1806334 A	19-07-2006
			DE 112004001049 T5	11-05-2006
			GB 2418535 A	29-03-2006
			JP 2007500953 T	18-01-2007
			KR 20060028765 A	03-04-2006
			WO 2004112042 A2	23-12-2004
US 2005266638	A1	01-12-2005	KR 20050113887 A	05-12-2005