



US00D731990S

(12) **United States Design Patent**
Nakano et al.

(10) **Patent No.:** **US D731,990 S**
(45) **Date of Patent:** **** Jun. 16, 2015**

- (54) **INTEGRATED CIRCUIT TAG**
- (71) Applicant: **NOK CORPORATION**, Tokyo (JP)
- (72) Inventors: **Tomoko Nakano**, Kanagawa (JP);
Naohiro Fujisawa, Kanagawa (JP);
Keiichi Miyajima, Kanagawa (JP);
Kenji Minoshima, Kanagawa (JP)
- (73) Assignee: **NOK CORPORATION**, Tokyo (JP)
- (**) Term: **14 Years**
- (21) Appl. No.: **29/434,851**
- (22) Filed: **Oct. 17, 2012**

(30) **Foreign Application Priority Data**

- Apr. 18, 2012 (JP) D2012-009105
- Apr. 18, 2012 (JP) D2012-009106
- Apr. 18, 2012 (JP) D2012-009107

- (51) **LOC (10) Cl.** **13-03**
- (52) **U.S. Cl.**
USPC **D13/182**

- (58) **Field of Classification Search**
USPC D13/110, 123, 133, 182, 199; D10/46,
D10/75; 29/825, 829, 830, 831, 832, 846;
174/68.1, 250-257, 260, 261, 268;
216/13; 361/718, 748, 752, 760, 783,
361/820; 428/901
See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

4,797,785	A *	1/1989	Jorgensen	361/766
D397,092	S *	8/1998	Sano et al.	D13/182
D416,236	S *	11/1999	Kobayashi et al.	D13/182
6,072,394	A *	6/2000	Hasegawa et al.	340/572.5
6,076,737	A *	6/2000	Gogami et al.	235/492
6,091,607	A *	7/2000	McKeown et al.	361/777
6,246,327	B1 *	6/2001	Eberhardt	340/572.1
6,327,168	B1 *	12/2001	Campbell	365/51

D453,746	S *	2/2002	Kato et al.	D13/182
D456,787	S *	5/2002	Wasada et al.	D13/182
D459,706	S *	7/2002	Ebihara et al.	D13/182
D465,463	S *	11/2002	Wasada et al.	D13/182
D466,093	S *	11/2002	Ebihara et al.	D13/182
D471,167	S *	3/2003	Ebihara et al.	D13/182
D471,524	S *	3/2003	Ebihara et al.	D13/182
D512,970	S *	12/2005	Hart	D13/182
D529,000	S *	9/2006	Ishii	D13/182
D529,031	S *	9/2006	Huang et al.	D14/436
D566,060	S *	4/2008	Ohsawa et al.	D13/182
D577,691	S *	9/2008	Ohsawa et al.	D13/182
7,522,054	B2 *	4/2009	Takei	340/572.1
7,534,045	B2 *	5/2009	Nakajima et al.	384/448
D601,520	S *	10/2009	Yokota et al.	D13/182
D605,613	S *	12/2009	Carter et al.	D13/182
D612,347	S *	3/2010	Yokota et al.	D13/182
D615,506	S *	5/2010	Eide et al.	D13/182
D639,756	S *	6/2011	Greene, Jr.	D13/182

(Continued)

Primary Examiner — Elizabeth J Oswecki
(74) *Attorney, Agent, or Firm* — Fishman Stewart Yamaguchi PLLC

(57) **CLAIM**


The ornamental design for an integrated circuit tag, as shown and described.

DESCRIPTION

FIG. 1 is a perspective view of an integrated circuit tag showing our new design;
FIG. 2 is a front elevational view thereof;
FIG. 3 is a right side elevational view thereof;
FIG. 4 is a left side elevational view thereof;
FIG. 5 is a top plan view thereof;
FIG. 6 is a bottom plan view thereof; and,
FIG. 7 is a cross sectional view thereof taken along the line 7-7 of FIG. 2.

The broken lines shown in the drawings represent portions of the integrated circuit tag that form no part of the claimed design. Dashed-dot-dashed broken lines define the boundaries of, but not included in, the claimed design.

1 Claim, 4 Drawing Sheets






FIG. 1

FIG.2




FIG.3



FIG.4



FIG.5



FIG.6



FIG.7

