

(51) International Patent Classification:
H01L 51/52 (2006.01)(21) International Application Number:
PCT/US2010/046812(22) International Filing Date:
26 August 2010 (26.08.2010)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
12/570,024 30 September 2009 (30.09.2009) US(71) Applicant (for all designated States except US): **GENERAL ELECTRIC COMPANY** [US/US]; 1 River Road, Schenectady, NY 12345 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **FARQUHAR, Donald, Seton** [US/US]; Global Research, Patent Docket Room, Building K1-4a59, Niskayuna, NY 12309 (US). **DUGGAL, Anil, Raj** [US/US]; Global Research, Patent Docket Room, Building K1-4a59, Niskayuna, NY 12309 (US). **HERZOG, Michael, Scott** [US/US]; Global Research, Patent Docket Room, Building K1-4a59, Niskayuna, NY 12309 (US). **YOUMANS, Jeffrey, Michael** [US/US]; Global Research, Patent Docket Room, Building K1-4a59, Niskayuna, NY 12309 (US). **RAKUFF, Stefan** [DE/US]; Global Research, Patent Docket Room, Building K1-4a59, Niskayuna, NY 12309 (US). **BOYD, Linda, Ann** [US/US]; Global Research, Patent Docket Room, Building K1-4a59, Niskayuna, NY 12309 (US).(74) Agents: **DIMAURO, Peter, T.** et al.; General Electric Company, Global Patent Operation, 2 Corporate Drive, Suite 648, Shelton, CT 06484 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).


Declarations under Rule 4.17:

— as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii))

Published:

— with international search report (Art. 21(3))

(54) Title: MONOLITHIC PARALLEL INTERCONNECT STRUCTURE

**Fig. 2B**

(57) Abstract: An optoelectronic device having a monolithic interconnect structure includes a continuous anode layer, a discontinuous cathode layer, and an electroactive layer sandwiched between the continuous anode layer and the discontinuous cathode layer.

MONOLITHIC PARALLEL INTERCONNECT STRUCTURE

BACKGROUND

Optoelectronic devices generally include light-emitting devices and photovoltaic devices. These devices generally include an active layer sandwiched between two electrodes, sometimes referred to as the front and back electrodes, at least one of which is typically transparent. The active layer typically includes one or more semiconductor materials. In a light-emitting device, e.g., an organic light-emitting diode (OLED) device, a voltage applied between the two electrodes causes a current to flow through the active layer. The current causes the active layer to emit light. In a photovoltaic device, e.g., a solar cell, the active layer absorbs energy from light and converts it to electrical energy which generates a flow of current at some characteristic voltage between the two electrodes.

One way to configure the device electrically has been termed 'monolithic series interconnection' and is described in US 7,049,757, and US 7,518,148, both assigned to the General Electric Company. In this configuration, shown schematically in FIG. 1A, device 100 is composed of two individual or pixels 110 and 120 disposed on substrate 130 and are electrically connected in series. Device 100 is depicted as having two pixels, but an arbitrary number of pixels may be connected in series. Pixel 110 consists of anode 112 and cathode 114 with electroactive layer 116 between; likewise, pixel 120 consists of anode 122 and cathode 124 with electroactive layer 126 between.

The series interconnection in device 100 is made by overlapping cathode 114 and anode 112, forming interconnection zone 140. Each pixel operates at a nominal voltage V and current i . The end to end applied voltage is therefore $2V$ and the applied current is i . The amount of current required to illuminate each pixel is proportional to its size. For a larger pixel, the higher current increases the resistive loss as the current spreads across the correspondingly larger electrodes. The resistive loss is realized as a voltage drop and is calculated as $V = iR$. Thus a large pixel with a higher required current also exhibits a greater voltage drop across the electrode and results in non-uniform brightness across the pixel. This series design reduces brightness variation by using smaller pixels connected in series so that the resistance loss is less. If the pixels are too large, then the voltage

drop results in non-uniform current density through the emissive layers and therefore brightness variation within the pixel. Typically the transparent electrode is the limiting factor because its sheet resistivity is larger than an opaque (possibly metal) electrode.

FIG. 1B shows details of the structure of OLED 100 that are relevant to fabrication. The device is fabricated by depositing and patterning the various layers in a sequential process. In one example, a continuous layer of indium tin oxide (ITO) supported on a glass or plastic substrate 130 is scribed at 101 using a mechanical, laser or chemical etching process to form patterned anodes 112 and 122. Alternately, the ITO may be deposited through a mask to form the pattern. Electroactive layers, typically including, for example, a hole injecting layer, a hole transporting layer, a light emitting layer, an electron transporting layer and an electron injecting layer, are deposited, each as a continuous layer, and then selectively removed by solvent wiping or another removal process to form scribe 102. Alternately, the electroactive layers may be deposited in the required pattern using a printing process such as inkjet printing, or a selective coating process. Finally the cathode 114/124 is deposited by, for example, evaporating a metal layer through a mask, forming scribe 103. The entire process requires precise registration and alignment at each step to minimize the dark area that extends from scribe 101 to scribe 103 in areas lacking an anode layer, an electroactive layer or a cathode layer.

The device is energized by providing external connections to the cathode (V_0) and the anode (V_2). The voltage $V_1 = (V_0 + V_2)/2$. Region 109 between scribe 101 and scribe 103 is not illuminated because the anode and cathode are at the same voltage (V_1) in this region, and light is emitted only as shown by arrows 117 and 127. The scribe lines and resulting dark areas that appear as continuous lines interrupt the otherwise uniform light output. The dark area may be reduced by minimizing the width of scribes and the spacing of the scribes, but cannot be completely eliminated. Therefore there is a need to find alternate methods to construct a device to increase the size of the pixel and reduce the dark area.

The key factor that limits pixel size is sheet resistivity of the ITO anode and the resulting voltage drop. For example, a metal cathode composed of aluminum is relatively

conductive, having sheet resistivity $\ll 10$ ohms/square, while an ITO anode is much less conductive, having resistivity $\gg 10$ ohms/square. Thus, the cathode is essentially at a uniform electrical potential that is equal to the applied voltage because the iR losses are small because R is small. However, the relatively higher sheet resistance of the ITO causes a larger iR loss and corresponding voltage non-uniformity across the anode. Thus the voltage difference between the cathode and the anode varies with location and the brightness of the pixel is therefore non-uniform. In order to overcome the limitation of ITO (or other transparent conductor) resistivity, it may be possible to augment the conductivity by making the layer thicker (but therefore less transparent) or by adding a thin metal layer or metal grid underneath the ITO, but also at the expense of making the layer less transparent. Given the fact the pixel size is limited, the width of dark lines can be reduced with tighter manufacturing tolerances, but there is a lower limit to the spacing of the pixels and the dark lines remain visible.

A further limitation of the series design is that total number of pixels may be limited by the maximum acceptable externally applied voltage for safety reasons. That is, there is a limit to how many series connections can be made before the external voltage that must be applied would exceed product limitations. For example, 50V might be suitable for connecting 10 pixels in series, but 500V for 100 pixels would typically not be suitable for a consumer product.

Therefore, a different structure for an optoelectronic device would be desirable in order to reduce processing costs, reduce dark areas for OLEDs and non-absorbing areas for photovoltaic (PV) devices, and, especially, to allow for large area pixels.

BRIEF DESCRIPTION

Briefly, in one aspect, the present invention relates to an optoelectronic device comprising a continuous anode layer, a discontinuous cathode layer, and an electroactive layer sandwiched between the continuous anode layer and discontinuous cathode layer. In some embodiments, the device includes a plurality of connections to the continuous anode at a first potential and at least one connection to the discontinuous cathode at a second potential; at least one of the plurality of connections passes through the

discontinuous cathode layer. In some embodiments, the discontinuous cathode layer comprises a plurality of vias through each of which the at least one of the plurality of connections passes.

In another aspect, the present invention relates to an optoelectronic device, including a continuous unpatterned anode layer and a patterned cathode layer; wherein the patterned cathode layer is configured in a plurality of ribbon-like structures.

In yet another aspect, the present invention relates to a roll-to-roll process for fabricating an optoelectronic device. The method includes providing a continuous unpatterned anode layer; depositing an electroactive layer on the continuous unpatterned anode layer; selectively removing portions of the electroactive layer in the web direction; depositing a cathode layer solely on portions of the electroactive layer remaining after selectively removing portions thereof; without stopping to form a cross-web pattern.

DRAWINGS

These and other features, aspects, and advantages of the present invention will become better understood when the following detailed description is read with reference to the accompanying drawings in which like characters represent like parts throughout the drawings, wherein:

FIGS. 1A and 1B are schematic diagrams of prior art devices having a series interconnect architecture.

FIG. 2A is a schematic diagram of one embodiment of an optoelectronic device according to the present invention.

FIG. 2B shows a cross-sectional view of the device of FIG. 2A showing details relevant to fabrication.

FIGS. 3A-3C are schematic diagrams illustrating one embodiment of a process according to the present invention for fabricating an optoelectronic device.

FIG. 4 is a schematic diagram of a hermetically packaged embodiment of an optoelectronic device according to the present invention.

FIG. 5 is a schematic diagram of an embodiment of an optoelectronic device according to the present invention having ribbon pixels.

DETAILED DESCRIPTION

FIG. 2A is a simplified schematic depiction of an optoelectronic device according to the present invention. Optoelectronic device 200 includes continuous anode layer 212, cathode areas 214 and 224, and electroactive areas 216 and 226 sandwiched between continuous anode layer 212 and cathode areas 214 and 224. Discontinuity 209 is an opening in cathode 214 that may be a continuous line, a line segment, a circular opening, or any other shape. A plurality of connections to continuous anode 212 are made at a first potential at 201, 209 and 211 and at least one connection to cathode areas 214 and 224 at a second potential at connection point 213. As a result, the size of the pixel may be larger and the dark areas may be smaller compared to that of device 100 in FIGS. 1A and 1B, while maintaining the same brightness uniformity.

FIG. 2B shows a cross-sectional view of device 200, showing details of its structure that are relevant to fabrication. The device may be constructed using the same process steps used to produce the series interconnection depicted in FIG. 2 except that continuous anode 212 is deposited as a continuous layer and no scribing is required. In one embodiment, electroactive areas 216 and 226 are formed by depositing continuous layers and then selectively removing (by solvent wiping or other process) to form scribe 202. The electroactive layers that make up electroactive areas 216 and 226 typically include multiple sublayers. For OLED devices, sublayers that may be present include hole injecting, hole transporting, light-emitting, electron transporting and electron injecting, and each of these sublayers may be composed of further sublayers. Cathode areas 214 and 224 are formed by depositing a metal layer through a mask to form scribe 203, co-located with scribe 202.

Electrical connection is made to anode layer 202 at voltage V_1 and to the cathode at voltage V_0 . The applied voltage is V and the current is now $2i$. Additional electrical connections are primarily important for anode layer 202, and secondarily important for cathode layer 204, depending the sheet resistivity of each layer. Scribed region 202/203 may be either a hole (via) or a line. The cathode layer composed of cathode areas 214 and 224, is an electrically continuous layer at one applied voltage, and cathode areas 214 and 224 are connected at a sufficient number of locations so that all portions of the cathode layer are electrically interconnected. In the case where scribe 203 represents one (or more) openings or apertures in the cathode layer, cathode areas 214 and 224 are electrically continuous and only one connection is required. In the case where scribe 203 is a continuous line that separates a left and right portion of the cathode layer into cathode areas 214 and 224, two connections are required to connect to both portions. Electrical connections to an external power source may be made at the edge and at the back of device 200. In order to provide a device structure with the connections at the edge only, an additional conductive layer may be added.

A process for fabricating an optoelectronic device according to the present invention is shown schematically for device 300 in FIGS. 3A-3C. Continuous anode layer 312, composed of ITO, is provided, optionally disposed on substrate 330. In non-limiting examples, the substrate 330 may comprise glass, metal foil, or a plastic material, such as a polyester. The substrate may include a barrier layer (not shown), located between the glass, metal foil, or plastic material and anode layer 312. Electroactive areas 316 and 326 are disposed on continuous anode 312, by depositing continuous layers and then selectively removing (by solvent wiping or other process) to form scribe 302. Alternately, electroactive areas 316 and 326 may be deposited through a mask or die to form scribe 302. Cathode areas 314 and 324 are deposited on electroactive areas 316 and 326 through a mask to form scribe 303. Suitable metals include, but are not limited to, low work function materials such as aluminum, silver, calcium, magnesium, or a magnesium/silver alloy. Alternatively, the cathode may be made of two layers to enhance electron injection. Non-limiting examples of suitable materials for cathode areas 214 and 224 are LiF/aluminum, Ca/aluminum, and Ca/silver. Insulating layer 342 is then disposed on cathode areas 314 and 324; insulating layer 342 may be any thin film-

forming organic or inorganic material, including, but not limited to, thermoplastic or thermosetting polymeric materials, such as epoxy, acrylic urethane, silicone, rubber, vinyl, or polyolefin. A particular example of a suitable material for insulating layer 342 is UV curable epoxy adhesive ELC2500, available from Electro-lite Corporation. Anode areas exposed by scribe 302 & 303 are masked using a masking tape. Cathode areas 314 and 324 are coated with the adhesive using a wire rod, by spin coating, or using another known coating technique to achieve a thickness of 2 to 20 μm , and preferably about 5 to 10 μm . Next, the adhesive is exposed to UV radiation at a wavelength of 365 nm and an energy of 50 mW/cm² for 30 seconds. The masking tape is removed to expose the anode in the selected locations. Alternately, insulating layer 342 may be deposited through a mask or patterned after depositing in a scribing operation to selectively to form areas depicted, as scribe 315 where anode 302 is exposed. In a subsequent step, shown in FIG. 3B, an additional metal layer 344 is deposited atop insulating layer 342 and forms an electrical connection with anode 302. The conducting layer carries current in parallel with the anode, thus mitigating the voltage drop that would otherwise result from the sheet resistance of the transparent anode. FIG. 3C depicts how multiple parallel connections may be made using the same method in a sectional view. Multiple connections are made to the anode to mitigate resistive losses as current moves laterally in the anode.

In another aspect, the present invention relates to an optoelectronic device comprising a continuous unpatterned anode layer and a discontinuous cathode layer configured in a plurality of ribbon-like structures. The term 'ribbon-like' refers to the dimensions of lighted areas of the device, which may be long and narrow and thin in cross-section. The ribbons may be continuous with features and registration required in only the length dimension. That is, there is no registration or alignment requirement orthogonal to the length dimension of the ribbons. This feature simplifies the implementation of the ribbon design in a continuous roll to roll fabrication process.

FIG. 4 illustrates hermetically packaged device 400, composed of substrate 430, continuous, unpatterned anode 412, electroactive layers 426, cathode areas 414 and 424, (optional) anode bus 452, 454 and 456, feedthrough layer or backsheet 462, anode

conductive patches 472 and cathode conductive patches 482. The conductive patches 472 and 482 are composed of a conductive material, preferably a metal, and cover feedthrough apertures (not shown) that are configured to allow electrical connection between the anode and cathode areas and an external power source, and be electrically insulated from backsheet 462. This configuration using an aperture and a patch to connect to a device and to form a hermetic package patches is described in US Patent Application Serial No. 12/470033, filed on 21 May 2009, the entire contents of which are incorporated by reference.

FIG. 5 shows a top view of lighted hermetically packaged OLED device 500, which includes ribbon-like lighted areas 514, corresponding to luminescent areas under cathode, unlighted areas 552, corresponding to areas covered by the anode bus, anode feedthrough apertures 582 and cathode feedthrough apertures 592. Although FIGS. 4 and 5 show external connection using conductive patches, connections may be made at the lateral areas of the device, as for the series interconnect architecture.

OLED package 500 is fabricated by a roll-to-roll process. A substrate with an optional barrier layer and a continuous unpatterned transparent conductive anode such as ITO is provided. An electroactive layer including, but not limited to, a light emitting layer, an optional hole injecting layer, an optional hole transporting layer, an optional electron transporting layer and an optional electron injecting layer is disposed on the anode and patterned by selectively removing portions of the material in the web direction. A cathode layer is deposited solely on the remaining portions of the electroactive layer, and an (optional) anode bus layer deposited simultaneously with the cathode layer solely on exposed areas of the anode to augment the conductivity of the ITO layer. Both the electroactive layer and the cathode layer are deposited in a continuous process without the need to stop the web to form a cross-web pattern. This is generally advantageous due to process and equipment simplification. An impermeable backsheet is laminated to the structure, the backsheet being provided with apertures that correspond to the locations of the anode and cathode connections. The apertures are covered with impermeable patches that are in electrical contact with the anode or cathode, contact being provided by the use of a conductive adhesive, composed of, for example an acrylate or epoxy filled with

conductive particle, or other means, and the patch is sealed to the backsheet. Finally, an external bus is provided to connect the patches to a power supply and energize the device.

While only certain features of the invention have been illustrated and described herein, many modifications and changes will occur to those skilled in the art. It is, therefore, to be understood that the appended claims are intended to cover all such modifications and changes as fall within the true spirit of the invention.

CLAIMS:

1. An optoelectronic device comprising a continuous anode layer, a discontinuous cathode layer, and an electroactive layer sandwiched between the continuous anode layer and the discontinuous cathode layer.
2. An optoelectronic device according to claim 1, additionally comprising a plurality of connections to the continuous anode at a first potential and at least one connection to the discontinuous cathode at a second potential.
3. An optoelectronic device according to claim 2, wherein at least one of the plurality of connections passes through the discontinuous cathode layer.
4. An optoelectronic device according to claim 3, wherein the discontinuous cathode layer comprises a plurality of vias through each of which the at least one of the plurality of connections passes.
5. An optoelectronic device according to claim 2, additionally comprising an insulating layer disposed on the discontinuous cathode layer, and a conducting layer electrically coupled to the continuous anode layer and disposed on the insulating layer.
6. An optoelectronic device according to claim 1, additionally comprising a plurality of areas of conducting material electrically isolated from the cathode layer, directly disposed on and configured to be electrically coupled to the anode layer.
7. An optoelectronic device according to claim 1, additionally comprising

a feedthrough layer disposed on the discontinuous cathode and defining a plurality of feedthrough apertures; and

at least one conductive patch electrically coupled to the continuous anode and disposed across at least one feedthrough aperture.
8. An optoelectronic device according to claim 1, comprising an organic light emitting device.

9. An optoelectronic device, comprising a continuous unpatterned anode layer and a patterned cathode layer;

wherein the patterned cathode layer is configured in a plurality of ribbon-like structures.

10. An optoelectronic device according to claim 9, additionally comprising

an electroactive layer sandwiched between the unpatterned anode layer and the patterned cathode layer; and

at least one anode bus region,

each anode bus region directly disposed on a portion of the continuous unpatterned anode layer.

11. An optoelectronic device according to claim 9, additionally comprising a plurality of connections to the unpatterned anode at a first potential and at least one connection to the patterned discontinuous cathode at a second potential.

12. An optoelectronic device according to claim 11, wherein at least one of the plurality of connections passes through the patterned cathode layer.

13. An optoelectronic device according to claim 12, wherein the patterned cathode layer comprises a plurality of vias through each of which the at least one of the plurality of connections passes.

14. A process for fabricating an optoelectronic device, said method comprising

providing a continuous unpatterned anode layer;

forming a patterned electroactive layer on the continuous unpatterned anode layer;
and

forming a patterned cathode layer on the electroactive layer.

15. A process according to claim 14, additionally comprising forming a plurality of electrical connections to the continuous unpatterned anode layer;

wherein at least one of the plurality of electrical connections passes through one of the plurality of vias.

16. A process according to claim 14, wherein the step of forming a patterned electroactive layer on the continuous unpatterned anode layer comprises

depositing an electroactive layer on the continuous unpatterned anode layer; and

selectively removing portions of the electroactive layer.

17. A process according to claim 14, comprising a roll to roll process.

18. A process according to claim 17, wherein

portions of the electroactive layer are selectively removed in the web direction; and

a cathode layer is deposited solely on portions of the electroactive layer remaining after selectively removing portions thereof;

without stopping to form a cross-web pattern.

19. A process according to claim 17, wherein an anode bus layer is deposited simultaneously with the cathode layer solely on exposed areas of the anode.

20. A process according to claim 14, additionally comprising

forming a feedthrough layer comprising at least one feedthrough aperture to the discontinuous cathode; and

disposing at least one conductive patch electrically coupled to the continuous anode across at least one feedthrough aperture.




Fig. 1A Prior Art




Fig. 1B Prior Art




Fig. 2A




Fig. 2B




Fig. 3A




Fig. 3B




Fig. 3C

3/3




Fig. 4




Fig. 5

INTERNATIONAL SEARCH REPORT

International application No
PCT/US2010/046812

A. CLASSIFICATION OF SUBJECT MATTER

INV. H01L51/52
ADD.

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X Y	US 2005/093001 A1 (LIU JI [US] ET AL LIU JIE [US] ET AL) 5 May 2005 (2005-05-05) paragraphs [0022] - [0041]; figure 7 -----	1-8, 14-16, 20 12, 13, 19
X	US 2005/258436 A1 (ARAI YASUYUKI [JP]) 24 November 2005 (2005-11-24) paragraphs [0034] - [0037], [0049] - [0051]; figures 1, 8 -----	1-5, 7, 8, 14-16
X	US 2006/066223 A1 (PSCHENITZKA FLORIAN [US]) 30 March 2006 (2006-03-30) paragraphs [0016] - [0039]; figures 1-3 -----	1, 2, 9-11
X Y	US 2007/001583 A1 (NABETA TOSHIYUKI [JP] ET AL) 4 January 2007 (2007-01-04) paragraphs [0071] - [0077]; figure 1 ----- -/--	1, 9, 14, 17, 18 12, 13, 19

☒ Further documents are listed in the continuation of Box C.

☒ See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search

19 November 2010

Date of mailing of the international search report

25/11/2010

Name and mailing address of the ISA/

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040,
Fax: (+31-70) 340-3016

Authorized officer

Persat, Nathalie

INTERNATIONAL SEARCH REPORT

International application No

PCT/US2010/046812

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 2009/023232 A1 (TANIGUCHI YOSHIO [JP] ET AL) 22 January 2009 (2009-01-22) * abstract; figures 4-6 -----	17
A	US 2006/226522 A1 (LIU JIE [US] ET AL LIU JIE [US] ET AL) 12 October 2006 (2006-10-12) cited in the application the whole document -----	1,9,14
A	US 2004/021425 A1 (FOUST DONALD FRANKLIN [US] ET AL) 5 February 2004 (2004-02-05) cited in the application the whole document -----	1,9,14

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/US2010/046812

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2005093001 A1	05-05-2005	CN 1875500 A DE 602004010297 T2 EP 1683215 A1 JP 2007510280 T KR 20060110875 A US 2006125383 A1 WO 2005045950 A1	06-12-2006 25-09-2008 26-07-2006 19-04-2007 25-10-2006 15-06-2006 19-05-2005
US 2005258436 A1	24-11-2005	CN 1717137 A CN 101841004 A JP 4027914 B2 JP 2005332773 A US 2010006882 A1	04-01-2006 22-09-2010 26-12-2007 02-12-2005 14-01-2010
US 2006066223 A1	30-03-2006	NONE	
US 2007001583 A1	04-01-2007	CN 101090591 A	19-12-2007
US 2009023232 A1	22-01-2009	WO 2005002286 A1 JP 2005038816 A	06-01-2005 10-02-2005
US 2006226522 A1	12-10-2006	CN 101194538 A EP 1867213 A1 JP 2008535240 T KR 20070112466 A WO 2006104544 A1	04-06-2008 19-12-2007 28-08-2008 26-11-2007 05-10-2006
US 2004021425 A1	05-02-2004	DE 10324787 A1 JP 4559040 B2 JP 2004134359 A	26-02-2004 06-10-2010 30-04-2004