

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
12 April 2001 (12.04.2001)

PCT

(10) International Publication Number  
WO 01/26142 A1

(51) International Patent Classification<sup>7</sup>: H01L 21/033, 21/762, 21/308

(74) Agent: DUIJVESTIJN, Adrianus, J.; Internationaal Octrooibureau B.V., Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).

(21) International Application Number: PCT/EP00/09507

(81) Designated State (national): JP.

(22) International Filing Date:  
27 September 2000 (27.09.2000)

(84) Designated States (regional): European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

(25) Filing Language: English

(26) Publication Language: English

**Published:**  
— With international search report.  
— Before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments.


(30) Priority Data:  
09/411,758 4 October 1999 (04.10.1999) US

(71) Applicant: KONINKLIJKE PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(72) Inventors: ZHENG, Tammy; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). GABRIEL, Calvin, T.; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). YEH, Edward, K.; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).

(54) Title: METHOD FOR A CONSISTENT SHALLOW TRENCH ETCH PROFILE



(57) Abstract: For use with a sub-micron semiconductor process, a trench isolation process improves the etch profile of trenches among dense and isolated lines. In an example embodiment, a process forms a dielectric stack of silicon dioxide, silicon nitride and silicon oxynitride on a silicon substrate. Photolithography and etch define trench regions in the silicon substrate through the dielectric stack. Silicon oxynitride acts as a hard mask reducing differences in the sidewall slope among dense areas of the semiconductor device and the sparse areas of the semiconductor device.



WO 01/26142 A1

## Method for a consistent shallow trench etch profile

The present invention is generally directed to the manufacture of a semiconductor device. In particular, the present invention relates to a process that enables the formation of a consistent shallow trench etch profile.

5

The electronics industry continues to rely upon advances in semiconductor technology to realized higher-function devices in more compact areas. For many applications, realizing higher-functioning devices requires integrating a large number of electronic devices into a single silicon wafer. As the number of electronic devices per given area of the silicon wafer increases, the manufacturing process becomes more difficult.

10

A large variety of semiconductor devices has been manufactured having various applications in numerous disciplines. Such silicon-based semiconductor devices often include metal-oxide-semiconductor (MOS) transistors, such as p-channel MOS (PMOS), n-channel MOS (NMOS) and complementary MOS (CMOS) transistors, bipolar transistors, BiCMOS transistors.

15

Each of these semiconductor devices generally includes a semiconductor substrate on which a number of active devices are formed. The particular structure of a given active device can vary between device types. For example, in MOS transistors, an active device generally includes source and drain regions and a gate electrode that modulates current between the source and drain regions.

20

25

One important stage in the manufacture of such devices is the formation of isolation areas to electrically separate the electrical devices or portions thereof, that are closely integrated in the silicon wafer. While the particular structure of a given active device

can vary between device types, a MOS-type transistor generally includes source and drain regions and a gate electrode that modulates current flowing in a channel between the source and drain regions. Unintended current should not flow between source and drain regions of adjacent MOS-type transistors. However, during the manufacturing process, movement of  
5 dopant atoms, for example, of boron, phosphorus, arsenic, or antimony, can occur within the solid silicon of the wafer. This movement is referred to as diffusion. The diffusion process occurs at elevated temperatures where there is a concentration gradient between dopant atoms external to the silicon wafer and those dopant atoms within the silicon wafer. It is typically employed when forming p-type and n-type regions of a silicon integrated circuit device.

10

A technique referred to as “trench isolation” has been used to limit such flow. A particular type of trench isolation is referred to as shallow trench isolation (STI). STI is often used to separate the respective diffusion regions of devices of the same polarity type  
15 (i.e., p-type versus n-type).

In forming the STI regions one technique uses either silicon nitride (SiN) or photoresist to mask the etch. It is desirable to have a profile with nearly vertical trench  
20 sidewalls and that this profile, for all trench sidewalls, be consistent across the device and wafer. However, in practice, the profile is dependent upon the device topology. In regions with isolated lines (wide spaces), the STI profiles are less vertical or more tapered. On the other hand, those regions with dense lines (narrow spaces) are more vertical or less tapered.

25

In an example, prior art process using SiN, a desirable profile specification is in the range of about  $80^\circ \pm 3^\circ$ . However, actual results indicate that the difference in slope between profiles in dense regions and isolated regions is about  $7^\circ$ , exceeding the  
specification.

30

FIG. 1A, illustrated in cross-section, depicts a region 100 having a pair of dense lines. Substrate 110 which has a thin oxide layer 120 and silicon nitride layer 130 thereon, has undergone a trench etch. The resulting profile 140 has an angle  $\alpha$

FIG. 1B depicts a region 105 in cross-section having a single isolated line. Substrate 115 having a thin oxide layer 125 and a nitride layer 135, has undergone a trench etch. The resulting profile 145 has an angle  $\theta$ . Consequently, the angle  $\alpha$  of FIG. 1A is smaller than the angle  $\theta$  of FIG. 1B, indicating a more vertical slope profile 140 of FIG. 1A with respect to the slope profile 145 of FIG. 1B.

Accordingly, there is a need for a process that ensures a more consistent STI profile not dependent upon the device topology and provides good critical dimension control from wafer to wafer, lot to lot.

The present invention provides for the manufacturing of shallow trench isolation that has consistent profile in regions of dense and isolated lines. Advantages realized include the attainment of nearly vertical profiles across the varying line density in a particular device and throughout the wafer substrate. In achieving nearly vertical profiles, the active device's designed critical dimensions, as intended by the circuit designer and drawn on the mask plates, may be more accurately translated into the silicon substrate during manufacturing than those attained with conventional processes. Consequently, the yield and performance of the manufactured devices is consistent across wafer.

The invention is exemplified in a number of implementations, two of which are summarized below. According to one embodiment, a method of forming trench isolation regions on a substrate comprises forming a dielectric stack on the substrate. This dielectric stack is made of a layer of silicon dioxide, a layer of silicon nitride, and a layer of a profile dielectric. A trench region is defined in the substrate through the dielectric stack.

In another embodiment, a method forms trench isolation regions on a silicon substrate. First, the method defines a dielectric stack. The dielectric stack is masked and coated with a photoresist and the photoresist is exposed to light. The dielectric stack is etched with a first etch forming a trench region in unmasked areas of the dielectric stack. The dielectric stack is etched until the silicon substrate is exposed. After first etch, the photoresist

is removed. With a second etch, the trench region is etched again until a trench region of sufficient depth in the silicon substrate is defined.

5           The above summary of the present invention is not intended to represent each disclosed embodiment, or every aspect, of the present invention. Other aspects and example embodiments are provided in the figures and the detailed description that follows

10           The invention may be more completely understood in consideration of the following detailed description of various embodiments of the invention in connection with the accompanying drawings, in which:

15           FIGS. 1A – 1B illustrate in cross-section the profiles of the trenches fabricated from a prior-art process;

          FIG. 2A illustrates in cross-section a silicon substrate having silicon dioxide, silicon nitride and silicon oxynitride layers according to an embodiment of the present invention;

20           FIG. 2B depicts the structure of FIG. 2A with a photoresist applied;

          FIG. 2C depicts the structure of FIG. 2B after etch stopping on the silicon substrate;

          FIG. 2D depicts the structure of FIG. 2C after trench etch using the exposed silicon oxynitride as a mask; and

25           FIG. 3 is an example process according to the present invention.

          While the invention is susceptible to various modifications and alternative forms, specific embodiments thereof have been shown by way of example in the drawings and will herein be described in detail. It should be understood, however, that it is not  
30           intended to limit the invention to the particular forms disclosed, but on the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the appended claims.

The present invention has been found to be useful and advantageous in connection with etch processes, for example, as those used to manufacture MOS-type transistors. The present invention has been found to be particularly useful where it is difficult to control the etch profile across varying device topographies in the forming of silicon trenches as part of a trench isolation process. Typically, the trench isolation process includes forming shallow trenches in the silicon which ultimately are filled in with oxide or other suitable dielectric. In the discussion that follows, a MOS structure is used to describe an example implementation of the invention. However, the invention is not necessarily limited to MOS. It may be applied to alternate technologies such as bipolar, silicon on substrate, gallium arsenide, and combinations thereof.

According to the present invention, variations in the formation of the trench profiles as depicted in FIGS. 1A – 1B, are avoided using the following example process. The example process deposits on the silicon wafer a passivation dielectric, usually silicon dioxide. Following the passivation dielectric deposition, a nitride deposition is applied forming a nitride hard mask. A vertical sidewall-enhancing dielectric is deposited on the nitride hard mask layer. This vertical sidewall-enhancing dielectric may be a silicon-oxynitride,  $\text{Si}_x\text{O}_y\text{N}_z$  or a silicon-rich oxide,  $\text{SiO}_x$ . The difference in the dense-to-isolated line profile is reduced by the vertical sidewall-enhancing dielectric. The passivation dielectric, the nitride hard mask, and vertical sidewall-enhancing layer form a dielectric stack. Photolithography masks areas to etch. Stripping of the photo mask prepares the silicon wafer for the plasma etch of the silicon trenches. During the silicon trench etch, the dielectric stack protects the regions that ultimately define the active transistor areas. After the silicon trench etch, the trenches are filled with a dielectric, usually a HDP (high-density plasma) oxide. Having defined the trench isolation, the wafers undergo subsequent processing to further define the active transistor areas that comprise the circuits on a given device.

In another example embodiment according to the present invention, the process begins with a silicon substrate. Upon the silicon substrate, a thin layer of silicon dioxide is formed. In an example process, about 100 Å of  $\text{SiO}_2$  is deposited on the silicon substrate. Following the oxide deposition, a substantially thicker layer of silicon nitride is deposited upon the thin oxide layer. In the example process, the process deposits about 1800

Å silicon nitride. Silicon oxynitride is deposited on the silicon nitride. Consequently, a silicon dioxide ( $\text{SiO}_2$ ), silicon nitride ( $\text{SiN}_x$ ), silicon-oxynitride ( $\text{SiO}_x\text{N}_y$ ) stack is formed. Other dielectrics, such as silicon-rich oxide ( $\text{SiO}$ ), may be used in place of  $\text{SiO}_x\text{N}_y$  to achieve the desired trench profile. Through photolithography, the STI regions are masked with  
5 photoresist. Etch selective to the  $\text{SiO}_x\text{N}_y/\text{SiN}/\text{SiO}_2$  stack proceeds until the silicon substrate is exposed. The photoresist mask is stripped. Using the  $\text{SiO}_x\text{N}_y$  as a mask, the process etches shallow silicon trenches. Some or all of the  $\text{SiO}_x\text{N}_y$  is removed depending upon its thickness and the etch selectivity. In certain applications, the opened trenches receive a fill deposition of oxide. In an example process, oxide is deposited at a thickness of between about 6000 Å to  
10 9000 Å to fill trenches whose depths range from about 2500 Å to 3500 Å. A planarization process removes excess oxide. The remaining silicon nitride is used as an etch stop. In a modern sub-micron process, chemical-mechanical polishing (CMP) planarizes the features.

15 FIG. 2A, is an example embodiment of forming trenches with consistent and nearly vertical sidewalls in areas with dense/isolated lines. According to the present invention, a structure 200, usually a silicon wafer 210 has a thin oxide layer 220 grown thereon. Upon the thin oxide layer 220, the process deposits a silicon nitride layer 230. The substrate with this stack of dielectric layers is ready to have the trench areas defined. A  
20  $\text{SiO}_x\text{N}_y$  layer 240 of sufficient thickness is then deposited upon the silicon nitride layer 230. An added feature of using  $\text{SiO}_x\text{N}_y$  is the film's anti-reflective properties that reduce the reflection of light during a subsequent photo-lithographic patterning process. It is often advantageous to use ARC (anti-reflective coating) layers to reduce the broadening or narrowing features.

25

Dielectric films may be formed in a number of ways. For example, the thin oxide 220 may be thermally grown on the substrate by exposing the substrate to an oxidizing ambient ( $\text{O}_2$ ,  $\text{H}_2\text{O}$ ) at elevated temperatures. Thermal oxidation produces  $\text{SiO}_2$  films with  
30 controlled thickness and Si/ $\text{SiO}_2$  interface properties. The range of thickness for a thermally grown  $\text{SiO}_2$  film ranges from about 30 Å to 10,000 Å. Oxide, nitride, oxynitride films, and other dielectric films may be formed by chemical vapor deposition (CVD). CVD may consist of the following sequence of stages: a) a given composition (and flow rate) of reactant gases and diluent inert gases is introduced into a reaction chamber; b) the gas species move to the

substrate; c) the reactants are adsorbed on the substrate, that is a thin layer of gas molecules adhere to the surface of the substrate with which they are in contact; d) the adsorbed atoms undergo migration and film-forming chemical reactions, and e) the gaseous by-products of the reaction are desorbed and removed from the reaction chamber. Energy to drive the reactions can be supplied by several methods (e.g., thermal, photons, or electrons), but thermal energy is most commonly used. Variations on CVD include plasma enhanced chemical vapor deposition (PECVD), atmospheric pressure chemical vapor deposition (APCVD), and low pressure chemical vapor deposition (LPCVD). These CVD methods are conventional.

10

In an example 0.15  $\mu\text{m}$  process as applied to the present invention, the wafer passivating oxide may have a thickness of about 100  $\text{\AA}$ . The SiN thickness may be about 1800  $\text{\AA}$ , and the  $\text{SiO}_x\text{N}_y$  thickness may be about 570  $\text{\AA}$ .

15

In an example 0.25  $\mu\text{m}$  process, as applied to the present invention, the wafer passivating oxide may have a thickness of about 200  $\text{\AA}$ . The SiN thickness may be about 1925  $\text{\AA}$ , and the  $\text{SiO}_x\text{N}_y$  thickness may be about 700  $\text{\AA}$ . However, for a given process, the thickness of the dielectric stack layers may fall within a number of ranges.

20

In that the present invention is applicable to a number of processes with varying critical dimensions (CDs), and that the CDs are approaching smaller sizes, the dielectric stack may be built in a range of layer thickness.

25

In a range of example processes, the  $\text{SiO}_2$  thickness may be between about 50  $\text{\AA}$  to 250  $\text{\AA}$ . The SiN thickness may be between about 900  $\text{\AA}$  and 2700  $\text{\AA}$ . The  $\text{SiO}_x\text{N}_y$  thickness may be between about 200  $\text{\AA}$  to 900  $\text{\AA}$ . Having formed the dielectric stack, the trench areas are defined.

30

Table 1. Dielectric Stack Etch

Dielectric Stack Etch	Purge chamber	Gas stability	Ignite plasma	SiON/SiN etch	Gas stability	SiO <sub>2</sub> etch	Dechuck #1	Dechuck #2	End
Step	Stage 1	Stage 2	Stage 3	Stage 4	Stage 5	Stage 6	Stage 7	Stage 8	Stage 9
Pressure (mTorr)	500	200	200	200	200	200	300	300	300
RF Power (W)	0	0	675	1350	0	1350	0	0	0
LoFAT Tap	3	3	3	3	3	3	0	0	0
ESC (V)	2000	400	400	400	400	400	-1	-2000	0
Gap (cm)	1.05	1.05	1.05	1.05	1.05	1.05	5.53	5.53	5.53
Ar (sccm)	200	150	150	150	150	150	100	100	100
CF <sub>4</sub> (sccm)	0	90	90	90	90	90	0	0	0
O <sub>2</sub> (sccm)	0	21	21	21	0	0	0	0	0
He Clamp (Torr)	0	10	10	10	10	10	0	0	0
Completion	Time	Stabl	Time	Endpt	Stabl	Oetch	Time	Time	End
Time (sec)	4	30	2	36*	30	35%	1	4	30
Channel				483 nm					
Delay (sec)				19					
Norm (sec)				4					
Trigger				105%					

Temperatures	(°C)
Lower Electrode	10
Upper Electrode	40

\* = The maximum step time is 36 sec. The typical endpoint time is 28 sec.

Referring to FIG. 2B, photolithography defines the trench areas. Mask layer 250 defines the trench region that is etched.

Referring to FIG. 2C, in an example process, the SiO<sub>x</sub>N<sub>y</sub>/SiN/SiO<sub>2</sub> stack 260 undergoes a plasma etch. The etch removes the material of the stack 260 and continues until it stops on the silicon substrate 210. A trench region 270 remains. The mask layer 250 is stripped off. The stripping of the photoresist may be accomplished by either stripping with a solvent or “burned” off through an ashing process with an O<sub>2</sub> plasma. As mentioned earlier, in an example embodiment according to the present invention, for use with 248nm optical lithography, the stack is about 570 Å SiO<sub>x</sub>N<sub>y</sub>, about 1800 Å SiN and about 100 Å SiO<sub>2</sub>. The SiO<sub>x</sub>N<sub>y</sub>/SiN/SiO<sub>2</sub> stack 260 serves as a mask for the subsequent silicon trench etch. After the silicon trench etch as shown in FIG. 2D, the trench is usually filled with a HDP oxide (not illustrated). After filling the trench, the process undergoes a chemical mechanical polishing (CMP) to smooth out the device topography for subsequent processing. The SiO<sub>x</sub>N<sub>y</sub>/SiN/SiO<sub>2</sub> stack 260 acts as an etch stop that is subsequently removed to define the active regions of the devices separated by shallow trench isolation.

**Table 2. Shallow Silicon Trench Etch**

<b>Shallow Silicon Trench Etch</b>	<b>Gas stability</b>	<b>Clean Si surface</b>	<b>Gas stability</b>	<b>Trench etch</b>	<b>Pump chamber</b>	<b>End</b>
	Stage 01	Stage 02	Stage 03	Stage 04	Stage 05	Stage 06
Pressure (mTorr)	10	10	30	30	0	0
RF-Top (W)	0	250	0	250	0	0
RF-Bottom (W)	0	65	0	80	0	0
Gap (cm)	8.1	8.1	8.1	8.1	8.1	8.1
Cl <sub>2</sub> (sccm)	0	0	35	35	0	0
HBr (sccm)	0	0	150	150	0	0
80%He-O <sub>2</sub> (sccm)	0	0	10	10	0	0
CF <sub>4</sub> (sccm)	100	100	0	0	0	0
N <sub>2</sub> (sccm)	0	0	23	23	0	0
He clamp (Torr)	8	8	8	8	0	0
Completion	Stabl	Time	Stabl	Time	Time	End
Time (sec)	30	10	30	90**	7	0

Temperatures	(°C)
Bottom Electrode	60
Chamber	60

\*\* = 90 sec is typical but is adjusted to meet the required trench depth

The desired trench etch profile may be attained with the example process 300 as outlined in FIG. 3. The silicon wafer receives an oxide deposition 310. Following the oxide deposition 310, a nitride deposition 320 is applied. A profile-enhancing deposition 330 is deposited on the nitride deposition 320. This deposition 330 is silicon-oxynitride or a silicon-rich oxide, SiO<sub>x</sub>. Photolithography techniques define regions to etch 340. After masking 340, the dielectric stack undergoes plasma etch 350 in a process that maintains the consistent profile. Stripping of the photo mask 360 prepares the silicon wafer for the plasma etch of the shallow silicon trenches 370.

Tables 1 - 2 outline a specific example process of forming trenches with consistent and nearly vertical sidewalls in areas with dense/isolated lines, according to the present invention. Referring to Table 1, the "Dielectric Stack Etch," Stage 01 begins with loading wafers into a first plasma etch apparatus; the apparatus is pumped down to vacuum conditions. For the example process, the Dielectric Stack Etch uses a Lam Research Corporation, Model 4520 plasma etch system as a first etch apparatus. The electrode temperature is maintained at 10°C and the chamber temperature is maintained at about 60°C throughout the process. Approximately 30 seconds are required to achieve a stable vacuum. Going to Stage 02, the species of etchant gases, CF<sub>4</sub> and O<sub>2</sub> are introduced into the chamber at flow rates of about 90 standard cubic centimeters per minute (sccm), and 23 sccm, respectively. Chamber pressure is maintained at about 200 mT (milli-Torr). Approximately 30 seconds is sufficient to stabilize the gas flows.

In the first plasma etch apparatus, the etching process begins at Stages 03 - 04 for "SiO<sub>x</sub>N<sub>y</sub>/SiN" etch. The unmasked regions of silicon oxynitride and silicon nitride of the dielectric stack undergo etch. For about 25 to 40 seconds (until the endpoint is reached) at an RF power of about 1350 watts (W), the wafers are plasma etched with the CF<sub>4</sub> and O<sub>2</sub> combination. An endpoint indication at a trigger point of about 105% signals the completion of Stage 04. Moving on to Stage 05, the RF power is shut off, and the O<sub>2</sub> flow is cut off. For about 30 seconds, the chamber is allowed to stabilize to the process conditions required for Stage 06. During the stack etch, argon (Ar) is blended with the CF<sub>4</sub> and O<sub>2</sub> at a flow rate of about 150 sccm. At Stage 06, the etch process resumes with only CF<sub>4</sub> to remove the SiO<sub>2</sub>. Other conditions remain the same. Etching proceeds for a time determined to expose bare silicon.

The process completes Stages 07 - 09 when the etchant gases and RF power are switched off and the wafer is de-chucked. Wafers are removed from the first plasma etching apparatus having completed the dielectric stack etch. The wafers then proceed to the trench etch stage.

Referring to Table 2, the "Shallow Silicon Trench Etch" process is used to etch the trench regions of the semiconductor device. The Shallow Silicon Trench Etch uses a Lam Research Corporation Model TCP 9400SE silicon plasma etch system as a second plasma etch apparatus. In the second plasma etch apparatus, the silicon etch process, Stage 01 begins with loading wafers into an etching chamber; the chamber is pumped down to vacuum conditions and CF<sub>4</sub> is introduced. Stage 02 is for removing the native oxide that grows on bare silicon upon exposure to the air. This Stage would not be needed in a "cluster" tool there the wafer is kept under vacuum conditions between the dielectric stack etch and trench etch. Such a tool may comprise multiple etch chambers or processes.

Going to Stage 03, the species of etchant gases, Cl<sub>2</sub> and HBr, HeO<sub>2</sub> and N<sub>2</sub> are introduced into the chamber at flow rates of about 35sccm, 150sccm, 10sccm, and 20sccm, respectively. Note that HeO<sub>2</sub> is a mixture of 80% He and 20% O<sub>2</sub>. Chamber pressure is held at about 30mT. Bottom electrode temperature is set to about 60°C. The gas flows require approximately 30 seconds to stabilize.

Acting as a hard mask, silicon oxynitride/silicon nitride/silicon dioxide of the dielectric stack protect regions of silicon not undergoing trench etch. At Stage 03, exposed silicon regions, for about 90 seconds at a "Top RF" power of about 250 watts (W) and 80 watts "Bottom-RF" power, the wafers are plasma etched with the Cl<sub>2</sub>, HBr, HeO<sub>2</sub>, and N<sub>2</sub> combination.

The process completes Stage 04 when the etchant gases and RF power are switched off, and the system pumps down to vacuum during Stages 05 - 06. Wafers are  
5 removed from the second plasma etching apparatus for the deposition of an oxide to fill in the trench and further processing.

While the present invention has been described with reference to several  
10 particular example embodiments, those skilled in the art will recognize that many changes may be made thereto without departing from the spirit and scope of the present invention, which is set forth in the following claims.

## CLAIMS:

1. A method of forming a trench isolation region [280] on a silicon substrate [210] comprising: defining a dielectric stack [260] including a wafer passivating dielectric layer [220], a hard mask layer [230], and a profile dielectric layer [240], the profile dielectric layer enhancing formation of at least one vertical sidewall; masking the dielectric stack with a photo resist [250] and exposing the photo resist to light; etching the dielectric stack with a first etch, forming a trench region [280] in unmasked areas of the dielectric stack until the silicon substrate is exposed; removing the photo-resist; and changing to a second etch and resuming etching of the trench region until a trench region of sufficient depth is defined.  
5
- 10 2. The method of claim 14 wherein the dielectric stack comprises: depositing the wafer passivating dielectric layer on the silicon wafer; depositing the hard mask layer on the wafer passivating dielectric layer; and depositing the profile dielectric layer on the wafer passivating dielectric layer.
- 15 3. The method of claim 15, wherein the wafer passivating dielectric layer is silicon dioxide; wherein the hard mask layer is silicon nitride; and wherein the profile dielectric layer is silicon-oxynitride.
4. The method of claim 16 wherein the etching of the trench region continues  
20 until substantially all of the silicon-oxynitride layer is removed.
5. The method of claim 17 wherein the silicon dioxide layer has a thickness in the range of about 50Å to 300Å; wherein the silicon nitride layer has a thickness in the range of about 1500Å to about 3000Å; and wherein the silicon oxynitride layer has a thickness in  
25 the range of about 200Å to about 2500Å.
6. The method of claim 17 wherein the trench region depth is in the range of about 2000Å to 5000Å.

7. The method of claim 17 wherein the trench region depth is in the range of about 2500Å to 3500Å.

8. The method of claim 14 wherein the first etch is a gas comprising Ar, O<sub>2</sub>, and at least one fluorine-containing gas selected from the following: CF<sub>4</sub>, C<sub>2</sub>F<sub>6</sub>, and CHF<sub>3</sub>; and wherein the second etch is a gas comprising Cl<sub>2</sub>, HBr, HeO<sub>2</sub>, and N<sub>2</sub>.

9. The method of claim 14 wherein the first etch comprises: introducing a first process gas comprising Ar, CF<sub>4</sub>, and O<sub>2</sub> onto the substrate, the volumetric flow of Ar being in the range of about 0 sccm to 1000 sccm, the volumetric flow of a fluorine-containing gas selected from the following: CF<sub>4</sub>, C<sub>2</sub>F<sub>6</sub>, and CHF<sub>3</sub> being in the range of about 10 sccm to 1000 sccm; and the volumetric flow of O<sub>2</sub> being in the range of about 1 sccm to 500 sccm; and generating a plasma to form a first etch gas from the process gas; etching the dielectric stack with the first etch gas, stopping on the substrate layer; and wherein the second etch comprises; introducing a second process gas comprising Cl<sub>2</sub>, HBr, HeO<sub>2</sub>, N<sub>2</sub> onto the substrate, the volumetric flow of Cl<sub>2</sub> being in the range of about 10 sccm to 200 sccm, the volumetric flow of HBr being in the range of about 50 sccm to 500sccm; and the volumetric flow of HeO<sub>2</sub> being in the range of about 3 sccm to 50 sccm and the volumetric flow of N<sub>2</sub> being in the range of about 5 sccm to 200 sccm; and generating a plasma to form a second etch gas from the second process gas; and etching the trench pattern with the second etch gas.

10. The method of claim 14 wherein the first etch comprises: introducing a first process gas comprising Ar, CF<sub>4</sub>, and O<sub>2</sub> onto the substrate, the volumetric flow of Ar being in the range of about 125 sccm to 175 sccm, the volumetric flow of a fluorine-containing gas selected from the following: CF<sub>4</sub>, C<sub>2</sub>F<sub>6</sub>, and CHF<sub>3</sub> being in the range of about 85sccm to 130sccm; and the volumetric flow of O<sub>2</sub> being in the range of about 18 sccm to 27 sccm; and generating a plasma to form a first etch gas from the process gas; etching the dielectric stack with the first etch gas, stopping on the substrate layer; and wherein the second etch comprises; introducing a second process gas comprising Cl<sub>2</sub>, HBr, HeO<sub>2</sub>, N<sub>2</sub> onto the substrate, the volumetric flow of Cl<sub>2</sub> being in the range of about 25 sccm to 45 sccm, the volumetric flow of HBr being in the range of about 105 sccm to 195 sccm; and the volumetric flow of HeO<sub>2</sub> being in the range of about 7 sccm to 13 sccm and the volumetric flow of N<sub>2</sub> being in the range of about 15 sccm to 25 sccm; and generating a plasma to form

a second etch gas from the second process gas; and etching the trench pattern with the second etch gas.

11. The method of claim 14 wherein the first etch comprises: introducing a first  
5 process gas comprising Ar, CF<sub>4</sub>, and O<sub>2</sub> onto the substrate, the volumetric flow of Ar being in  
the range of about 125 sccm to 175 sccm, the volumetric flow of CF<sub>4</sub> being in the range of  
about 85 sccm to 130 sccm; and the volumetric flow of O<sub>2</sub> being in the range of about 18  
sccm to 27 sccm; and generating a plasma to form a first etch gas from the process gas;  
etching the dielectric stack with the first etch gas, stopping on the silicon dioxide layer;  
10 modifying the first process gas by turning off the flow O<sub>2</sub>; generating another plasma of the  
first etch gas from the modified first process gas; resuming etching of the dielectric stack on  
the silicon dioxide layer with the first etch gas, stopping on the substrate; and wherein the  
second etch comprises; introducing a third process gas comprising Cl<sub>2</sub>, HBr, HeO<sub>2</sub>, N<sub>2</sub> onto  
the substrate, the volumetric flow of Cl<sub>2</sub> being in the range of about 25 sccm to 45 sccm, the  
15 volumetric flow of HBr being in the range of about 105 sccm to 195 sccm; and the  
volumetric flow of HeO<sub>2</sub> being in the range of about 7sccm to 13sccm and the volumetric  
flow of N<sub>2</sub> being in the range of about 15 sccm to 25 sccm; and generating a plasma to form a  
third etch gas from the third process gas; and etching the trench pattern with the third etch  
gas.

20

12. The method of claim 14 wherein the first etch comprises: introducing a first  
process gas comprising Ar, CF<sub>4</sub>, and O<sub>2</sub> onto the substrate, the volumetric flow of Ar being in  
the range of about 125 sccm to 175 sccm, the volumetric flow of CF<sub>4</sub> being in the range of  
about 85 sccm to 130 sccm; and the volumetric flow of O<sub>2</sub> being in the range of about 18  
25 sccm to 27 sccm; and generating a plasma to form a first etch gas from the process gas;  
etching the dielectric stack with the first etch gas, stopping on the silicon dioxide layer;  
changing to a process gas, wherein the second etch gas comprises gases of the first etch gas  
without O<sub>2</sub>; generating another plasma to form a second etch gas from the second process  
gas; resuming etching of the dielectric stack on the silicon dioxide layer with the second etch  
30 gas, stopping on the substrate; and wherein the second etch comprises; introducing a third  
process gas comprising Cl<sub>2</sub>, HBr, HeO<sub>2</sub>, N<sub>2</sub> onto the substrate, the volumetric flow of Cl<sub>2</sub>  
being in the range of about 25 sccm to 45 sccm, the volumetric flow of HBr being in the  
range of about 105 sccm to 195 sccm; and the volumetric flow of HeO<sub>2</sub> being in the range of  
about 7 sccm to 13 sccm and the volumetric flow of N<sub>2</sub> being in the range of about 15 sccm

to 25 sccm; and generating a plasma to form a third etch gas from the third process gas; and etching the trench pattern with the third etch gas.

1/4




FIG. 1A




FIG. 1B




FIG. 2A




FIG. 2B

3/4




FIG. 2C




FIG. 2D

4/4

300




FIG. 3

# INTERNATIONAL SEARCH REPORT

International Application No

PCT/EP 00/09507

**A. CLASSIFICATION OF SUBJECT MATTER**

IPC 7 H01L21/033 H01L21/762 H01L21/308

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, PAJ

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	EP 0 932 187 A (SIEMENS AG ; TOKYO SHIBAURA ELECTRIC CO (JP); IBM (US)) 28 July 1999 (1999-07-28) column 2, line 33 - column 3, line 36 ---	1
X	PATENT ABSTRACTS OF JAPAN vol. 012, no. 184 (E-614), 28 May 1988 (1988-05-28) & JP 62 286229 A (MATSUSHITA ELECTRIC IND CO LTD), 12 December 1987 (1987-12-12) abstract ---	1
A	EP 0 908 937 A (SIEMENS AG) 14 April 1999 (1999-04-14) column 5, line 29 - line 35 ---	1-12
	-/--	

Further documents are listed in the continuation of box C.

Patent family members are listed in annex.

° Special categories of cited documents :

- \*A\* document defining the general state of the art which is not considered to be of particular relevance
- \*E\* earlier document but published on or after the international filing date
- \*L\* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- \*O\* document referring to an oral disclosure, use, exhibition or other means
- \*P\* document published prior to the international filing date but later than the priority date claimed

- \*T\* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- \*X\* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- \*Y\* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- \*Z\* document member of the same patent family

Date of the actual completion of the international search

8 March 2001

Date of mailing of the international search report

16/03/2001

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax: (+31-70) 340-3016

Authorized officer

Le Meur, M-A

# INTERNATIONAL SEARCH REPORT

International Application No

PCT/EP 00/09507

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT		
Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 4 214 946 A (FORGET LAWRENCE E ET AL) 29 July 1980 (1980-07-29) figure 6 -----	1-12

# INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/EP 00/09507

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP 0932187 A	28-07-1999	CN 1230018 A JP 11265982 A	29-09-1999 28-09-1999
JP 62286229 A	12-12-1987	NONE	
EP 0908937 A	14-04-1999	US 6020091 A CN 1218274 A JP 11168201 A TW 388102 B	01-02-2000 02-06-1999 22-06-1999 21-04-2000
US 4214946 A	29-07-1980	DE 3065407 D EP 0015403 A JP 1168133 C JP 55119177 A JP 56037310 B	01-12-1983 17-09-1980 30-09-1983 12-09-1980 29-08-1981