




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

<p>(51) International Patent Classification ⁷ : G11B 20/10, 20/18, 20/22, 20/24</p>	<p>A1</p>	<p>(11) International Publication Number: WO 00/30102 (43) International Publication Date: 25 May 2000 (25.05.00)</p>
<p>(21) International Application Number: PCT/EP99/08626 (22) International Filing Date: 8 November 1999 (08.11.99) (30) Priority Data: 98402802.7 12 November 1998 (12.11.98) EP 99200165.1 19 January 1999 (19.01.99) EP (71) Applicant: KONINKLIJKE PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL). (72) Inventors: VOORMAN, Johannes, O.; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). BERGMANS, Johannes, W., M.; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). (74) Agent: VAN DER KRUK, Willem, L.; Internationaal Octrooibureau B.V., Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).</p>		<p>(81) Designated States: CN, HU, JP, SG, European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE). Published <i>With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</i></p>

(54) Title: ARRANGEMENT FOR READING INFORMATION FROM A RECORD CARRIER



(57) Abstract

An arrangement is disclosed for reading information from a record carrier, such as in a HDD. The arrangement comprises a read head (R_{mr}), an amplifier (74) for amplifying the signal read by the read head, an equalizer (76) for equalizing the signal read by the read head, and a bit detector (80) for detecting bits in the signal read by the read head. In accordance with the invention, the arrangement further comprises a DC correction unit (78) for subtracting a correction value from an input signal in response to an error signal so as to obtain a DC corrected output signal. The bit detector (80) is adapted to detect a sequence of bits based in the DC corrected output signal. Further, an error signal generating unit (82, 83, 85) is present for generating the error signal in response to the DC corrected output signal and the sequence of bits.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

Arrangement for reading information from a record carrier.

The invention relates to an arrangement for reading information from a record carrier, the arrangement comprising:

- a read head (R_{mr1}),
- amplifier means (74) for amplifying the signal read by the read head,

5 - equalizer means (76) for equalizing the signal read by the read head,
bit detector means (80) for detecting bits in the signal read by the read head and to a hard disk drive provided with the arrangement. Such arrangement is known from USP 5,559,646 and is used for reading information from e.g. a hard disk. It should however be noted that the invention is not restricted to an application in the magnetic field. The invention is equally well
10 applicable in the optical field. Therefore, in such application in the optical field, under a read head can be understood a photo diode, as is used in optical recording and where the signal shift, to be discussed hereafter, could have been caused by a fingerprint on the optical disk, as an example.

15

Amplifiers for magneto-resistive (MR) heads sense very small variations in the MR resistance (typically 1 %) and amplify these signals. MR elements are biased by either a voltage or a current. Variations in the resistance of the MR heads, due to a magnetic field, result in small signal voltages and/or currents which can be detected by the sense amplifiers.

20 The biasing of the MR heads causes a DC voltage across the head. MR sense amplifiers must be AC coupled to the heads. To avoid filtering at the low end of the data frequency spectrum, which results in data distortion, the AC coupling has a long time constant, typically at 1 μ s. Large transients, such as those caused during thermal asperities, pass the AC coupling and can cause the amplifier to overload, resulting in loss of data during long periods.

25

The invention aims at providing an improved arrangement for reading information from the record carrier. In accordance with the invention, the arrangement is characterized in that the arrangement further comprises

- DC correction means (78) for subtracting a correction value from an input signal in response to an error signal so as to obtain a DC corrected output signal, the bit detection means (80) being adapted to detect a sequence of bits based in the DC corrected output signal,
- error signal generating means (82,83,85) for generating the error signal in response to the DC corrected output signal and the sequence of bits.

The invention is based on the following recognition.

The MR heads fly above the disk at very low heights (typically 10 nm). When a collision with a particle on the disk takes place, kinetic energy is transferred to heat. The resistance of the MR elements increases (maximally some 10-20 %). As the bias current remains constant, the baseline voltage (that is: the low frequency component of the output signal) increases rapidly. Further, the signal amplitude of the wanted signal changes by not more than the same 10-20 %. After the thermal asperity, the MR element cools down slowly. These large unwanted baseline shifts can saturate the read amplifier during long periods.

Although the saturation can be avoided by using nonlinear control loops in the input stage(s) of the preamplifier, see earlier filed but not yet published European patent application no. 98402802.7, having a filing date 12-11-1998 (PHN 17177), the residual baseline shifts can still cause loss of data over long periods of time.

By carrying out additional (fast) baseline correction, the effects of the thermal asperities can be further suppressed. In addition, it may be required to add a detection circuit to detect thermal asperities, e.g. so as to freeze the control circuits in the read out circuit, in the event that the thermal asperities would otherwise severely distort the read out circuit. This thermal asperity detection is the subject of claim 4.

These and other aspects of the invention will be discussed in more detail hereinafter with reference to the disclosure of preferred embodiments in the figure description, in which

figure 1 shows a read amplifier circuit comprising a non-linear transconductance amplifier,

figure 2 shows amplifier characteristics of the non-linear transconductance amplifier of the arrangement for generating the control currents,

figure 3 shows an input signal for the read amplifier circuit as a function of time, distorted by an asperity,

figure 4 shows two output signals as a function of time, one for a read amplifier provided with a linear transconductance amplifier and one for a read amplifier provided with a non-linear transconductance amplifier,

figure 5 shows an embodiment of the arrangement in accordance with the invention, provided with a DC correction circuit for (further) correcting the thermal asperity,

figure 6 shows an elaborated version of the DC correction circuit of figure 5, and

figure 7 shows a detector circuit for detecting the thermal asperities..

10

First, a short description will be given of an amplifier circuit comprising a non-linear transconductance amplifier, described in European patent application no. 98400243.6 filed on 05-02-1998 (PHN 16750), that could be used as an input amplifier for the reading arrangement in accordance with the present invention.

15

The amplifier circuit of figure 1 has inputs 1' and 1'' for coupling to a magneto-resistive read head (not shown) having a magneto-resistive element 1, having a resistance value R_{mr} . A first transistor T_1 of the npn type is available having a collector terminal coupled to a first point of constant potential (+) via a resistor R_1 and having an emitter terminal coupled to a second point of constant potential (-), via a bias current source 4. The emitter terminal is also coupled to one terminal of the magneto-resistive element 1. A second transistor T_2 of the npn type is available having a collector terminal coupled to the first point of constant potential (+) via a resistor R_1 and an emitter terminal coupled to the other terminal of the magneto-resistive element 1, as well as to a bias current source 16. The base terminal of the transistor T_1 is coupled to the emitter electrode of the transistor T_2 via a first capacitive element 6, having a capacitance value C . The base terminal of the transistor T_2 is coupled to the emitter electrode of the transistor T_1 via a second capacitive element 8 having a capacitance value C . The terminals 10,12 form the output terminals of the amplifier circuit.

20

25

30

A non-linear transconductance amplifier 14 is provided which has a first and a second input coupled to the output terminals 10 and 12, respectively, of the amplifier circuit. The amplifier 14 has first and second outputs coupled to the base terminal of the transistor T_1 and T_2 , respectively. The transconductance amplifier 14 is designed to supply control currents at its first and second outputs in response to a voltage V_{in} . More specifically, figure 2 presents two possible characteristics of the transconductance amplifier 14 for generating the control currents i_1 and i_2 . Figure 2 shows the control currents i_1 and i_2 as a function of the input

voltage V_{in} . The non-linear characteristic is clearly visible in the figure. Figure 2 shows a gradual increase in the slope (apart from its sign) for increasing input voltage level. Instead of this, it is also possible to have at least two regions with each a linear characteristic, where the slope of the characteristic in the region of higher input voltages is steeper than in the lower region. Figure 2 shows a gradual increase in slope for increasing input voltage level. The bias current source 4 generates a current $I_{mr} + I_a$ and the current source 16 generates a current $I_{mr} - I_a$. I_a is the quiescent current that flows through the transistors T_1 and T_2 and I_{mr} is the bias current that flows through the MR element 1.

It should be noted in this respect that the embodiment of figure 1 is only a schematic embodiment in the sense that it only shows the elements that are essential for explaining the invention. More specifically, figure 1 does not show all the elements that are needed to realize the common mode setting of the read amplifier. Those elements are however well known for the skilled person.

The functioning of the amplifier circuit is as follows. The amplifier circuit is based on a cross coupled architecture, as is known from USP 5,559,646. This is optimum for noise and bandwidth. The AC coupling, formed by the capacitors 6 and 8 are biased by feedback from output to input (the bases of the transistors T_1 and T_2) to output (the terminals 10,12), via the transconductance amplifier 14. In the prior art, the transconductance 14 exhibits a linear characteristic. The AC coupling time constant is therefore fixed and large.

The AC coupling time constant can be expressed as: $C * (R_{mr} + R_{in}) / 2 * G_m * R_L$, where R_{in} equals $k * T / q * I_a$. The non-linear transconductance 14 therefore provides a large time constant for small input signals, but provides a small time constant for larger signals. In fact, the resultant behaviour is that the low frequency cutoff of the amplifier is shifted to higher frequencies for higher input signal levels.

The embodiment of figure 1 shows a single stripe magneto-resistive element. An embodiment of an amplifier circuit for a dual-stripe magneto-resistive head has been disclosed in the above mentioned earlier filed European patent application no. 98400243.6.

Figure 3 shows an input signal applied to the amplifier circuit of figure 1. The asperity accounts for the sharp increase in the input signal. Figure 4 shows two output signals. One denoted 'linear', is obtained with a read amplifier circuit exhibiting a linear control characteristic and the output signal denoted 'non-linear' is obtained with the read amplifier circuit of figure 1. Clearly visible is that the wanted signal, which is the sinusoid superimposed on the asperity signal remains visible through the asperity, whilst the peak value of the asperity signal is reduced.

The read amplifier circuit described above can be followed in a later stage by a DC correction circuit. This DC correction circuit can function on signals having a higher amplitude, so that a further asperity reduction can be obtained in this correction circuit.

Figure 5 shows an embodiment of the reading arrangement in accordance with the invention, provided with this DC correction (or baseline correction) circuit. The magneto-resistive head R_{mr} is coupled to a block 70 which denotes the non-linear amplifier circuit as described above with reference to figure 1. The output of the block 70 is coupled to an input of a block 72 which realizes an AC coupling and can be in the form of a highpass filter circuit, or a capacitor. The output of the block 72 is coupled to an input of a block 74 which comprises a variable gain amplifier, which has an output coupled to a block 76, which is in the form of an equalizer filter. The output of the equalizer filter 76 is coupled to a block 78 which carries out a DC correction on its input signal. An output of the block 78 is coupled to inputs of a bit detection block 80 and a subtractor unit 82, to the latter via a delay unit 83. An output of the bit detection block 80 is coupled to an output terminal 88 as well as, via a filter unit 85, to a second input of the subtractor unit 82. An output of the subtractor unit 82 is coupled via a connection denoted by A to a control input of the correction unit 78.

The function of the non-linear amplifier circuit 70 was to suppress the thermal asperities to avoid overflow of the preamplifier. Suppose, as an example, that the amplitude ratio R , defined as the ratio of the amplitude of the thermal asperity V_{TA} and the peak-peak amplitude V_{PP} of the information signal, in the output signal of the read head R_{mr} is at maximum 20, then the amplifier 70 might, in unfavourable conditions, result in a ratio in its output signal of around 10. Under the influence of the AC coupling in the block 72 and the signal processing in the blocks 74 and 76, the ratio R is further decreased, for example to a value of 3. Now, in this situation, it is possible to further suppress the influence of the thermal asperities by carrying out a DC or baseline correction.

If the target of the baseline correction would be to zero the mean value of the input signal to the bit detector, the performance of the control loop would depend on the specific data pattern, in particular when the loop reacts fast (as is desired to correct thermal asperities). Therefore, first all data parts (the data itself and filtered data, which is fed back to compensate ISI in the signal) are removed in the subtractor 82. The resulting signal: the error signal, consists of the baseline and the noise. The control, in principle, becomes data independent and can be fast.

In order to realize a correct error signal in the subtractor 82, it is required to filter the detected data signal at the output of the bit detector unit 80, in the filter unit 85. The

filter unit 85 has such a filter response $H(f)$, that it replicates the ISI-structure at the input of the bit detector unit 80. The impulse response function of the filter $H(f)$ equals in principle the 'target' response of the detector 80 (although other choices for the impulse response are also possible and useful, especially when the DC correction loop is asynchronous). Further, delays occurring in the bit detector unit 80 and the filter unit 85 can be corrected for by the delay unit 83. For a bit detector unit 80 in the form of a slicer, the circuit simplifies for the reason that the blocks 83 and 85 can be dispensed with.

Figure 6 shows the complete circuit that realizes the DC correction in more detail. An error signal is generated which is the difference between the input signal to the bit detector unit 80 and the (possibly filtered) output signal of the bit detector unit 80, that is: the actual data signal and possibly ISI. The bit detector unit 80 can be asynchronous, or can include a sampler. The error signal obtained by the subtractor unit 82 is fed via the line denoted A to an integrating circuit 84 included in the DC correction unit 78. The output signal of the integrating circuit 84 is a measure of the DC value in the input signal of the subtractor unit 86, which is again a measure of the remaining influence of the asperities at this stage in the read out circuit. The functioning of the DC correction is thus such that the error signal on the line denoted A is controlled towards zero.

The DC correction is based on the error signal. Because the data is already removed from the error signal in the block 82, in principle, only the DC offset or baseline error is fed back, not the data. Therefore, the DC correction does not distort the data. This is contrary to prior art ways of solving this problem, such as the switching of the cut-off frequency of the AC coupling temporarily to a higher value when an asperity is detected. Also the non-linear control of the AC coupling in the block 72 influences the data. For this reason the nonlinear control in the amplifier input only avoids overloading of the amplifier stages.

The rest of the correction is done by the baseline correction which is based on the error signal.

By making the DC correction fast (by increasing the loop gain), the data can be read, even though aggressive asperities, without making lots of errors. With the further use of ECC techniques, it is possible to read through most asperities, without uncorrectable errors. Fast detection requires a short loop delay. Preferably, the equalizer should not be in the loop (as in figure 5) and the delay of the bit detector should be short. Often, the latter delay can be reduced by using preliminary bit decisions for the control loop, instead of final ones.

The DC correction control loop can be non-linear, in the sense that for small amplitude asperities, the time constant of the loop is relatively large and that for large amplitude asperities, the time constant is smaller. Making the time constant in the loop smaller

can be realized by increasing the loop gain. This can be done in an automatic fashion by inserting a suitable nonlinear block 87 between blocks 82 and 84. The nonlinearity should be odd, and should basically provide a gain that increases with input signal amplitude.

For sufficiently large signal amplitudes the gain may level off again so as to restrict dynamic range of the resulting output signal and simplify implementation.

The nonlinearity provides extra loop gain and hence faster response to large deviations from the wanted situation.

By introducing some hysteresis, the increased loop gain can be maintained for a somewhat longer time so as to reduce the duration of the tail of the loop-settling response.

Figure 7 shows a circuit arrangement for detecting residual asperities, i.e. for detecting any asperity effects in front of the bit detector, possibly after application of the aforementioned suppression and compensation techniques. The circuit arrangement of figure 9 comprises a lowpass filter unit 90, which has an output coupled to inputs of comparator circuits 92 and 94. Outputs of the comparator circuits are coupled to corresponding inputs of a combiner circuit 96, which has an output coupled to a one-shot circuit 98.

A thermal asperity detector is needed in order to improve the reliability of the read arrangement. It can warn the read arrangement that there can be a problem with the corresponding part of the data signal. Precautionary actions can be taken, so that the overall performance of the read out arrangement can be improved.

A prior art way of detecting asperities is to detect the peak values of the read out signal and check whether they remain within certain limits. This procedure is data (PW50) dependent and is affected by DC-offset. In principle, a thermal asperity detector should follow the baseline of the signal and it should detect anomalies. Thermal asperity detection in the pre-amplifier and in the channel IC does not need to be the same. In the pre-amplifier, thermal asperities are detected, independent of whether they are corrected in the read channel path, that could have been incorporated in a channel IC. This path can be identified by the blocks 72 to 82 in figure 5, although it should be stressed that the read channel path may comprise other circuits.

In the present invention, thermal asperity detection is carried out in the channel IC, by detecting any asperities that remain in front of the bit detector possibly after application of the aforementioned suppression and compensation techniques. These residual asperity effects manifest themselves in the form of short-term DC-offsets in the error signal present at the output of subtraction circuit 82 in figs. 7 and 8. To detect this offset in the presence of additional disturbances that are contained in the error signal, such as residual

intersymbol interference and noise, the error is first applied to a low-pass filter. It is then compared to positive and negative threshold values $+V_{th}$ and $-V_{th}$, respectively. When the signal applied to the comparators 92 and 94 exceeds one of the threshold values, a residual thermal asperity-effect is detected. The output signals of the comparator units 92 and 94 are
5 combined in the combiner 96 and a one shot 98 may be provided to lengthen the detection pulse that indicates the occurrence of a residual asperity-effect. The output signal of the one shot 98 can be used, for example, as an 'erasure' indicator for the error correction circuitry outside the channel IC, or as a control signal for circuits within channel IC.

This control signal can be used, for example, to command the read PLL within the channel IC
10 to coast, or the AGC within the channel IC to freeze.

Whilst the invention has been described with reference to preferred embodiments thereof, it is to be understood that these are not limitative examples. Thus, various modifications may become apparent to those skilled in the art, without departing from the scope of the invention, as defined by the claims. As an example, the measure of the DC
15 correction carried out and the measure to generate an asperity detection signal, as explained with reference to the figures 5, 6 and 7, can be applied separately from the measure to use the non-linear read amplifier described with reference to the figures 1 to 4. Also the thermal asperity detector can be used without application of baseline correction based on an error signal. Further, the invention lies in each and every novel feature and combination of features.

CLAIMS:

1. Arrangement for reading information from a record carrier, the arrangement comprising:
 - a read head (R_{mr1}),
 - amplifier means (74) for amplifying the signal read by the read head,
 - 5 - equalizer means (76) for equalizing the signal read by the read head,
 - bit detector means (80) for detecting bits in the signal read by the read head,characterized in that the arrangement further comprises
 - DC correction means (78) for subtracting a correction value from an input signal in response to an error signal so as to obtain a DC corrected output signal, the bit detection means (80)
 - 10 being adapted to detect a sequence of bits based in the DC corrected output signal,
 - error signal generating means (82,83,85) for generating the error signal in response to the DC corrected output signal and the sequence of bits.

2. Arrangement as claimed in claim 1, characterized in that the error signal generating means comprises subtraction means (82) for subtracting the sequence of bits from the DC
- 15 corrected output signal or a filtered version thereof, and wherein the DC correction means comprises integrating means (84) for integrating the error signal so as to obtain a correction signal, and subtraction means (86) for subtracting the correction signal from the input signal.

- 20 3. Arrangement as claimed in claim 1, characterized in that the arrangement further comprises non-linear amplifying means (87) for non-linearly amplifying the error signal prior to applying the error signal to the DC correction means.

4. Arrangement as claimed in claim 1, characterized in that it further comprises
- 25 - comparator means (92) for comparing a lowpass filtered version of the error signal with a threshold value,
- means for generating an asperity detection signal (98) in response to the filtered version of the error signal exceeding the threshold value.

5. Hard disk drive, provided with the arrangement as claimed in anyone of the preceding claims.

6. Arrangement for reading information from a record carrier, the arrangement

5 comprising:

- a read head (R_{mr1}),
- amplifier means (74) for amplifying the signal read by the read head,
- equalizer means (76) for equalizing the signal read by the read head,
- bit detector means (80) for detecting bits in the signal read by the read head,

10 characterized in that the arrangement further comprises

- comparator means (92) for comparing a lowpass filtered version of the error signal with a threshold value,
- means for generating an asperity detection signal (98) in response to the filtered version of the error signal exceeding the threshold value.




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7

INTERNATIONAL SEARCH REPORT

Int. Application No

PCT/EP 99/08626

A. CLASSIFICATION OF SUBJECT MATTER
 IPC 7 G11B20/10 G11B20/18 G11B20/22 G11B20/24

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED
 Minimum documentation searched (classification system followed by classification symbols)
 IPC 7 G11B

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	EP 0 783 168 A (CIRRUS LOGIC INC) 9 July 1997 (1997-07-09) figure A4 page 6, line 11 - line 48 ---	1,3-6
Y	EP 0 785 555 A (HEWLETT PACKARD CO) 23 July 1997 (1997-07-23) figure 4 column 10, line 43 - column 11, line 8 ---	4,6
Y	EP 0 439 299 A (IBM) 31 July 1991 (1991-07-31) figure 2	1,3,5
A	column 4, line 1 - line 47 ---	4,6
	-/--	

Further documents are listed in the continuation of box C. Patent family members are listed in annex.

° Special categories of cited documents :

<p>"A" document defining the general state of the art which is not considered to be of particular relevance</p> <p>"E" earlier document but published on or after the international filing date</p> <p>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p> <p>"P" document published prior to the international filing date but later than the priority date claimed</p>	<p>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone</p> <p>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.</p> <p>"&" document member of the same patent family</p>
--	--

Date of the actual completion of the international search 15 March 2000	Date of mailing of the international search report 22/03/2000
---	---

Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Authorized officer Ogor, M
--	--

INTERNATIONAL SEARCH REPORT

International Application No

PCT/EP 99/08626

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	EP 0 785 552 A (IBM) 23 July 1997 (1997-07-23) figures 9,21 page 3, line 12 - line 27 page 11, line 29 -page 12, line 1 -----	1,3-6

INTERNATIONAL SEARCH REPORT

Information on patent family members

Int. l. Application No

PCT/EP 99/08626

Patent document cited in search report	A	Publication date		Patent family member(s)	Publication date
EP 0783168	A	09-07-1997		US 5701314 A	23-12-1997
				JP 2791318 B	27-08-1998
				JP 9219005 A	19-08-1997
EP 0785555	A	23-07-1997		JP 9231505 A	05-09-1997
EP 0439299	A	31-07-1991		US 5057785 A	15-10-1991
				DE 69108270 D	27-04-1995
				DE 69108270 T	19-10-1995
				JP 2051675 C	10-05-1996
				JP 3235206 A	21-10-1991
				JP 7086964 B	20-09-1995
EP 0785552	A	23-07-1997		US 5751510 A	12-05-1998
				CN 1156873 A	13-08-1997
				JP 9219002 A	19-08-1997
				SG 44990 A	19-12-1997