



(51) International Patent Classification:

H01L 23/522 (2006.01) **H01F 5/00** (2006.01)
H01L 23/64 (2006.01)

(21) International Application Number:

PCT/IB2017/052694

(22) International Filing Date:

09 May 2017 (09.05.2017)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

15/197,866 30 June 2016 (30.06.2016) US

(71) Applicant: **INTERNATIONAL BUSINESS MACHINES CORPORATION** [US/US]; New Orchard Road, Armonk, New York 10504 (US).

(71) Applicants (for MG only): **IBM UNITED KINGDOM LIMITED** [GB/GB]; PO Box 41, North Harbour, Portsmouth Hampshire PO6 3AU (GB). **IBM (CHINA)**

INVESTMENT COMPANY LIMITED [CN/CN]; 25/F, Pangu Plaza, No.27, Central North 4th Ring Road, Chaoyang District, Beijing 100101 (CN).

(72) Inventors: **O'SULLIVAN, Eugene**; IBM CORPORATION, PO BOX 218, 1101 KITCHAWAN RD, YORKTOWN HEIGHTS, New York 10598 (US). **DELIGIAN- NI, Hariklia**; IBM CORPORATION, PO BOX 218, 1101 KITCHAWAN RD, YORKTOWN HEIGHTS, New York 10598 (US). **WANG, Naigang**; IBM CORPORATION, PO BOX 218, 1101 KITCHAWAN RD, YORKTOWN HEIGHTS, New York 10598 (US). **DORIS, Bruce**; IBM CORPORATION, PO BOX 218, 1101 KITCHAWAN RD, YORKTOWN HEIGHTS, New York 10598 (US).

(74) Agent: **FOURNIER, Kevin**; IBM United Kingdom Limited, Intellectual Property Law, Hursley Park, Winchester Hampshire SO21 2JN (GB).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ,

(54) Title: STRESS CONTROL IN MAGNETIC INDUCTOR STACKS




FIG. 2

(57) Abstract: A magnetic laminating structure (10) and process for preventing wafer (16) bowing include a magnetic layer (12), at least one additional magnetic layer (12), and an insulating layer (14) disposed between the magnetic layer (12) and at least one additional magnetic layer (12). The magnetic layer (12) is characterized by defined tensile strength. To balance the tensile strength of the magnetic layer (12), the insulating layer (14) is selected to provide compressive strength so as to counteract the tendency of the wafer (16) to bow as a consequence of the tensile strength imparted by the magnetic layer (12).

CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO,
DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN,
HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KH, KN, KP, KR,
KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG,
MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM,
PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC,
SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR,
TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

- (84) Designated States** (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Published:

— *with international search report (Art. 21(3))*

STRESS CONTROL IN MAGNETIC INDUCTOR STACKS

BACKGROUND

[0001] The present invention relates to on-chip magnetic devices, and more specifically, to on-chip magnetic structures and methods for relieving stress and preventing wafer bowing.

[0002] On-chip magnetic inductors/transformers are important passive elements with applications in the fields such as on-chip power converters and radio frequency (RF) integrated circuits. In order to achieve high energy density, magnetic core materials with thickness ranging several 100 nm to a few microns are often implemented. For example, in order to achieve the high energy storage required for power management, on-chip inductors typically require relatively thick magnetic yoke materials (several microns or more).

[0003] There are two basic configurations, closed yoke and solenoid structure inductors. The closed yoke has copper wire with magnetic material wrapped around it and the solenoid inductor has magnetic material with copper wire wrapped around it. Both inductor types benefit by having very thick magnetic materials. One issue with depositing thicker materials is stress. Stress can cause wafers to bow and the bow can cause issues with lithography alignment and wafer chucking on processing tools. Stress for magnetic materials like CoFeB for example can be about 200 to about 400 megapascals (MPa). However, since the total magnetic film thickness requirement is greater than 1 micrometer (μm), the wafer bow can be considerably high.

[0004] Ferrite materials that are often used in bulk inductors have to be processed at high temperature ($>800\text{ }^{\circ}\text{C}$), which is generally incompatible with complementary metal–oxide–semiconductor (CMOS) processing. Thus, a majority of magnetic materials integrated on-chip are magnetic metals such as nickel iron (Ni-Fe), cobalt iron (Co-Fe), cobalt iron boron (Co-Fe-B), cobalt zirconium titanium (Co-Zr-Ti) and the like.

SUMMARY

[0005] Exemplary embodiments include inductor structures and methods for forming the inductor structures. In one or more embodiments, the inductor structure includes a plurality of metal lines; and a laminated film stack comprising alternating layers of magnetic materials and insulating materials enclosing the metal lines, each magnetic material layer having a tensile stress and each insulation material layer having a compressive stress, wherein the compressive stress of the insulating material layer is in an amount effective to counterbalance the tensile stress of the magnetic material layer, wherein the layers of the magnetic materials have a cumulative thickness greater than 1 micron.

[0006] In one or more embodiments, a method of forming an inductor structure includes depositing alternating magnetic and insulating layers on a processed substrate, wherein the magnetic layers have a tensile strength and the insulating layers have a compressive strength in an amount effective to counterbalance the tensile stress of the magnetic layers, wherein the magnetic layers have a cumulative thickness greater than 1 micron.

[0007] In one or more embodiments, an inductor structure includes alternating magnetic and insulating layers on a processed substrate, wherein the magnetic layers have a tensile stress and the insulating layers have a compressive stress in an amount effective to counterbalance the tensile stress of the magnetic layers, wherein each of the insulating layers has a thickness greater than each of the magnetic layers, wherein the magnetic layers have a cumulative thickness greater than 1 micron.

[0008] In one or more embodiments, a closed yoke inductor includes a laminated structure including alternating magnetic and insulating layers on a processed substrate, wherein the magnetic layers have a tensile strength and the insulating layers have a compressive strength in an amount effective to counterbalance the tensile stress of the magnetic layers, wherein the magnetic layers have a cumulative thickness greater than 1 micron; and a copper wire, wherein the laminated structure is wrapped around the laminated structure.

[0009] In one or more embodiments, a solenoid inductor includes a laminated structure comprising alternating magnetic and insulating layers on a processed substrate, wherein the

magnetic layers have a tensile strength and the insulating layers have a compressive strength in an amount effective to counterbalance the tensile stress of the magnetic layers, wherein the magnetic layers have a cumulative thickness greater than 1 micron; and a copper wire wrapped about the laminated structure.

[0010] Additional features and advantages are realized through the techniques of the present invention. Other embodiments and aspects of the invention are described in detail herein and are considered a part of the claimed invention. For a better understanding of the invention with the advantages and the features, refer to the description and to the drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

[0011] The subject matter which is regarded as the invention is particularly pointed out and distinctly claimed in the claims at the conclusion of the specification. The forgoing and other features, and advantages of the invention are apparent from the following detailed description taken in conjunction with the accompanying drawings in which:

[0012] Figure 1 (“FIG”) illustrates a cross section of an inductor structure in accordance with the present invention; and

[0013] FIG. 2 depicts a process flow diagram in accordance with the present invention.

DETAILED DESCRIPTION

[0014] Disclosed herein are on chip magnetic inductor structures and methods for relieving stress as a function of the relatively thick magnetic layers utilized therein. The magnetic inductor structures and methods generally include formation of a stress balanced laminated magnetic stack structure and method for forming the laminated structure. An insulating layer is intermediate adjacent magnetic layers and has a compressive stress value effective to counterbalance the tensile stress value of the magnetic layers. Embodiments of a laminated magnetic material for inductors in integrated circuits and the method of manufacture thereof will be described.

[0015] Turning now to FIG. 1, there is depicted a cross section of an exemplary inductor structure in accordance with the present invention. The inductor structure 10 generally includes a plurality of alternating magnetic layers 12 and insulating layers 14 disposed on a processed wafer 16. Once the desired number of magnetic layers has been deposited, which typically provides a total magnetic layer thickness greater than 1 micron to several microns, a hard mask 18 is provided for additional processing to complete the device. For example, a resist image 20 can be lithographically formed to provide additional structures and connections.

[0016] A “processed wafer” is herein defined as a wafer that has undergone semiconductor front end of line processing (FEOL) middle of the line processing (MOL), and back end of the line processing (BEOL), wherein the various desired devices and circuits have been formed.

[0017] The typical FEOL processes include wafer preparation, isolation, well formation, gate patterning, spacer, extension and source/drain implantation, silicide formation, and dual stress liner formation. The MOL is mainly gate contact formation, which is an increasingly challenging part of the whole fabrication flow, particularly for lithography patterning. The state-of-the-art semiconductor chips, the so called 14 nm node of Complementary Metal–Oxide–Semiconductor (CMOS) chips, in mass production features a second generation three dimensional (3D) FinFET, a metal one pitch of about 55 nm and copper (Cu)/low-k (and air-gap) interconnects. In the BEOL, the Cu/low-k interconnects are fabricated predominantly with a dual damascene process using plasma-enhanced CVD (PECVD) deposited interlayer dielectric (ILDs), PVD Cu barrier and electrochemically plated Cu wire materials.

[0018] Each of the magnetic layers 14 in the laminate stack can have a thickness of about 100 nanometers or more and typically has a tensile stress value of about 50 to about 400 MPa. Tensile stress is a type of stress in which the two sections of material on either side of a stress plane tend to pull apart or elongate. In contrast, compressive stress is the reverse of tensile stress, wherein adjacent parts of the material tend to press against each other through a typical stress plane.

[0019] The magnetic layers 14 can be deposited through vacuum deposition technologies (i.e., sputtering) or electrodepositing through an aqueous solution. Vacuum methods have the ability to deposit a large variety of magnetic materials and to easily produce laminated structures. However, they usually have low deposition rates, poor conformal coverage, and the derived magnetic films are difficult to pattern. Electroplating has been a standard technique for the deposition of thick metal films due to its high deposition rate, conformal coverage and low cost.

[0020] The magnetic layers are not intended to be limited to any specific material and can include CoFe, CoFeB, CoZrTi, CoZrTa, CoZr, CoZrNb, CoZrMo, CoTi, CoNb, CoHf, CoW, FeCoN, FeCoAlN, CoP, FeCoP, CoPW, CoBW, CoPBW, FeTa_xN, FeCoBSi, FeNi, CoFeHfO, CoFeSiO, CoZrO, CoFeAlO, combinations thereof, or the like. Inductor core structures from these materials have generally been shown to have low eddy losses, high magnetic permeability, and high saturation flux density.

[0021] The insulating layer 14 is not intended to be limited to any specific material and can include dielectric materials such as silicon dioxide (SiO₂), silicon nitride (SiN), silicon oxynitride (SiO_xN_y), magnesium oxide (MgO), aluminum oxide (AlO₂), , or the like. The bulk resistivity and the eddy current loss of the magnetic structure can be controlled by the insulating layer. The thickness of the insulating layer 16 should be minimal and is generally at a thickness effective to electrically isolate the magnetic layer upon which it is disposed from other magnetic layers in the film stack. Generally, the insulating layer has a thickness of about 1 nanometer to about 500 nanometers and is about one half or more of the magnetic layer thickness.

[0022] The thickness and stress of the insulating layer 16 are optimized to counterbalance the wafer bowing caused by the presence of the tensile stress within the magnetic material. Thus, the insulating layer generally serves two primary purposes. One purpose is to isolate the magnetic material from each other in the stack and the other purpose is to counterbalance the unwanted wafer bow produced by the magnetic material. As noted above, the thickness of the insulating layer is generally about one half of the magnetic material.

[0023] In one or more embodiments, the compressive stress of the insulating layer 16 at a particular thickness is within 20% of the tensile stress of the first magnetic layer at a particular thickness but of an opposite magnitude (i.e., negative versus positive stress). By way of example, if the magnetic layer has a tensile stress of 200 MPa at a given thickness, the insulating material is selected and configured to have a compressive stress of -160 MPa to -240 MPa. In one or more embodiments, the compressive stress of the insulating layer is at about half the thickness of the magnetic layer. In one or more other embodiments, the compressive stress of the insulating layer is within 10% of the tensile stress of the magnetic layer. By way of example, if the magnetic layer has a tensile stress of 200 MPa, the insulating material is selected and configured to have a compressive stress of -180 MPa to -220 MPa. In one or more embodiments, the compressive stress of the insulating layer is at about an equal magnitude to the first magnetic layer albeit compressive in nature.

[0024] In one or more embodiments the thickness of the dielectric material is larger and with opposite sign stress compared to the magnetic material. The thickness of the dielectric material is used to balance the stress of the magnetic material. Thus for example if the magnetic material is about 400MPa tensile and 100nm in thickness then the dielectric material can be 200MPa compressive and about 200nm in thickness or 100MPa compressive and about 400nm in thickness or some other combination of stress and thickness to balance the stress in the magnetic material. In one or more other embodiments, the dielectric has higher magnitude and opposite sign stress compared to the magnetic material and would be thinner to counter balance the stress due to the magnetic material. In one or more other embodiments, the magnetic material is selected to have a compressive stress and the dielectric material is selected to have a tensile stress. In or more other embodiments, the magnetic material is selected to be neutral in terms of stress and the dielectric material is selected to be neutral in terms of stress as well.

[0025] The insulating layer can be deposited using a deposition process, including, but not limited to, PVD, CVD, PECVD, or any combination thereof. The deposition parameters are known to control the stress within the insulating material, which for some materials can vary between tensile stress and compressive stress depending on the deposition parameters. For example, by changing the duty cycle of two different plasma excitation frequencies during deposition, the stress of silicon nitride deposited at 300 °C can be controlled in a wide range from compressive to tensile. The magnitude of stress as well as the type of stress, e.g.,

compressive or tensile, can be readily measured using known techniques, e.g., laser induced diffraction imaging methods. A conventional wafer bow measurement tool as is available in the industry can be used to measure film stress on a full 200mm or 300mm wafer.

[0026] The inductor including the laminate structure as described can be integrated in a variety of devices. A non-limiting example of inductor integration is a transformer, which can include metal lines (conductors) formed parallel to each other by standard silicon processing techniques directed to forming metal features. The inductor structures can be formed about the parallel metal lines to form a closed magnetic circuit and to provide a large inductance and magnetic coupling among the metal lines. The inclusion of the magnetic material and the substantial or complete enclosure of the metal lines can increase the magnetic coupling between the metal lines and the inductor for a given size of the inductor. Inductors magnetic materials are also useful for RF and wireless circuits as well as power converters and EMI noise reduction.

[0027] Referring now to FIG. 2, the process of forming the on chip magnetic inductor is shown and generally begins with depositing a magnetic layer onto the processed wafer as shown in step 100, which after FEOL, MOL, and BEOL processing has a planar uppermost surface. The magnetic layer 12 is deposited onto the processed wafer 16.

[0028] In step 110, an insulating layer 14 is then deposited onto the magnetic material layer 12. The insulating layer has a compressive stress as described above.

[0029] Next, as shown in step 120, at least one additional magnetic layer 12 is deposited onto the insulating layer 14. The at least one additional magnetic layer 12 can be the same or different relative to other magnetic layers within the laminate structure. Likewise, the tensile stress value can be the same or different. In addition, the thickness can be the same or different. By way of example, the film thickness can be about 100 nanometers and can have a tensile stress of about 50 to about 400 MPa.

[0030] In step 130, at least one additional insulating layer 14 is deposited onto the at least one additional magnetic layer 12. The at least one additional insulating layer 14 can be the same or different relative to other insulating layers within the laminate structure but is

selected to provide a compressive stress value as described above. The compressive stress value can be the same or different. In addition, the thickness can be the same or different.

[0031] As shown in step 140, the deposition of the at least one magnetic layer and the at least one additional dielectric layer can be repeated until the desired inductor stack is formed, which includes a magnetic film having a total thickness in excess of 1 micron to several microns. By utilizing a laminate structure including insulating layers having a compressive stress value between magnetic layers having a tensile stress value, wafer bowing can be prevented.

[0032] Once the desired laminate structure is formed, the process can further include deposition of a hard mask onto the laminate structure followed by lithography to complete the device, wherein lithography can then be performed without alignment issues due to wafer bowing.

[0033] The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one more other features, integers, steps, operations, element components, and/or groups thereof.

[0034] The corresponding structures, materials, acts, and equivalents of all means or step plus function elements in the claims below are intended to include any structure, material, or act for performing the function in combination with other claimed elements as specifically claimed. The description of the present invention has been presented for purposes of illustration and description, but is not intended to be exhaustive or limited to the invention in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the invention. The embodiment was chosen and described in order to best explain the principles of the invention and the practical application, and to enable others of ordinary skill in the art to understand the invention

for various embodiments with various modifications as are suited to the particular use contemplated.

[0035] It should be apparent that there can be many variations to this diagram or the steps (or operations) described herein without departing from the spirit of the invention. For instance, the steps can be performed in a differing order or steps can be added, deleted or modified. All of these variations are considered a part of the claimed invention.

[0036] While the preferred embodiment to the invention had been described, it will be understood that those skilled in the art, both now and in the future, can make various improvements and enhancements which fall within the scope of the claims which follow. These claims should be construed to maintain the proper protection for the invention first described.

CLAIMS

1. An inductor structure comprising:
a plurality of metal lines; and
a laminated film stack comprising alternating layers of magnetic materials and insulating materials enclosing the metal lines, each magnetic material layer having a tensile stress and each insulation material layer having a compressive stress, wherein the compressive stress of the insulating material layer is in an amount effective to counterbalance the tensile stress of the magnetic material layer, wherein the layers of the magnetic materials have a cumulative thickness greater than 1 micron.
2. The inductor structure of claim 1, wherein the magnetic layers have a tensile stress value in a range from 50 to 400 megapascals.
3. The inductor structure of claim 1, wherein the magnetic material is selected from the group consisting of CoFe, CoFeB, CoZrTi, CoZrTa, CoZr, CoZrNb, CoZrMo, CoTi, CoNb, CoHf, CoW, FeCoN, FeCoAlN, CoP, FeCoP, CoPW, CoBW, CoPBW, FeTa₂N, FeCoBSi, FeNi, CoFeHfO, CoFeSiO, CoZrO, CoFeAlO, and combinations thereof.
4. The inductor structure of claim 1, wherein the insulator materials are selected from the group consisting of silicon dioxide, silicon nitride, silicon oxynitride, magnesium oxide, aluminum oxide, and combinations thereof.
5. The inductor structure of claim 1, wherein the insulator material layer has a thickness of about one half of a thickness of the magnetic material layer.
6. The inductor structure of claim 1, wherein the insulator material layers have a compressive stress of -50 to -400 megapascals for thicknesses at about one half a thickness for the magnetic material layer.
7. The inductor structure of claim 1, wherein the insulating layer has a compressive stress value having an opposite sign within 20% of magnetic tensile stress.

8. The inductor structure of claim 1, wherein the magnetic layers has a tensile stress of about zero and the insulating layer is selected to have a compressive stress of about zero.
9. The inductor structure of claim 1, wherein the insulating layer has a compressive stress value having an opposite sign equivalent to a value of the magnetic tensile stress.
10. The inductor structure of claim 1, wherein the magnetic material layers have a thickness of 50 nanometers to 100 nanometers.
11. The inductor structure of claim 1, wherein the insulator material layers have a thickness less than a thickness of the magnetic material layer thickness and a compressive stress value having an opposite sign greater than a tensile stress value of the magnetic material layer.
12. A method of forming an inductor structure, comprising:
depositing alternating magnetic and insulating layers on a processed substrate, wherein the magnetic layers have a tensile strength and the insulating layers have a compressive strength in an amount effective to counterbalance the tensile stress of the magnetic layers, wherein the magnetic layers have a cumulative thickness greater than 1 micron.
13. The method of claim 12, wherein depositing the insulator layers comprises CVD, PECVD, or combinations thereof.
14. The method of claim 12, wherein depositing the magnetic layers comprise an electroplating process.
15. The method of claim 12, wherein the magnetic layers have a tensile stress value in a range from 50 to 400 megapascals at a given thickness and the insulating layers have a compressive stress value of -50 to -400 megapascals for a given thickness.
16. The method of claim 12, wherein the magnetic layers comprise CoFe, CoFeB, CoZrTi, CoZrTa, CoZr, CoZrNb, CoZrMo, CoTi, CoNb, CoHf, CoW, FeCoN, FeCoAlN, CoP, FeCoP, CoPW, CoBW, CoPBW, FeTaN, FeCoBSi, FeNi, CoFeHfO, CoFeSiO, CoZrO, CoFeAlO, or combinations thereof.

17. The method of claim 12, wherein the insulator layers are selected from the group consisting of silicon dioxide, silicon nitride, silicon oxynitride, magnesium oxide, aluminum oxide, and combinations thereof.
18. The method of claim 12, wherein the insulating layers have a compressive stress value having an opposite sign within 20% of magnetic tensile stress.

1/1




FIG. 1




FIG. 2

INTERNATIONAL SEARCH REPORT

International application No.

PCT/IB2017/052694

A. CLASSIFICATION OF SUBJECT MATTER

H01L 23/522(2006.01)i; H01L 23/64(2006.01)i; H01F 5/00(2006.01)i

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H01L, H01F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

CNPAT, CNKI, IEEE, EPODOC, WPI: magnetic, insulat+, dielectric, stress, tens+, compress+, stack, laminat+, bow, bend, deform+, balance, alternat+

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 2014061853 A1 (INTERNATIONAL BUSINESS MACHINES CORPORATION) 06 March 2014 (2014-03-06) description, paragraphs [0029]-[0045] and figures 1-5C	1-18
Y	US 2005093437 A1 (OUYANG, MICHAEL X.) 05 May 2005 (2005-05-05) description, paragraphs [0021]-[0033] and figures 1-2a	1-18
A	US 4640871 A (SONY CORPORATION) 03 February 1987 (1987-02-03) the whole document	1-18
A	JP 2006178395 A (SUMITOMO METAL MINING CORPORATION) 06 July 2006 (2006-07-06) the whole document	1-18

☐ Further documents are listed in the continuation of Box C.☒ See patent family annex.

* Special categories of cited documents:

“A” document defining the general state of the art which is not considered to be of particular relevance

“E” earlier application or patent but published on or after the international filing date

“L” document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

“O” document referring to an oral disclosure, use, exhibition or other means

“P” document published prior to the international filing date but later than the priority date claimed

“T” later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

“X” document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

“Y” document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

“&” document member of the same patent family

Date of the actual completion of the international search

15 August 2017

Date of mailing of the international search report

01 September 2017

Name and mailing address of the ISA/CN

STATE INTELLECTUAL PROPERTY OFFICE OF THE
P.R.CHINA
6, Xitucheng Rd., Jimen Bridge, Haidian District, Beijing
100088
China

Authorized officer

LLJing

Facsimile No. (86-10)62019451

Telephone No. (86-10)62414052

INTERNATIONAL SEARCH REPORT
Information on patent family members

International application No.

PCT/IB2017/052694

Patent document cited in search report			Publication date (day/month/year)	Patent family member(s)			Publication date (day/month/year)
US	2014061853	A1	06 March 2014	CN	103681598	A	26 March 2014
				US	8754500	B2	17 June 2014
				CN	103681598	B	12 October 2016
US	2005093437	A1	05 May 2005	TW	I252712	B	01 April 2006
				JP	2007511049	A	26 April 2007
				KR	20060134940	A	28 December 2006
				CN	1875501	A	06 December 2006
				CA	2543425	A1	19 May 2005
				TW	200527952	A	16 August 2005
				WO	2005045948	A3	29 December 2005
				EP	1683208	A2	26 July 2006
				WO	2005045948	A2	19 May 2005
US	4640871	A	03 February 1987	EP	0177780	A2	16 April 1986
				CA	1263435	A	28 November 1989
				JP	S6169103	A	09 April 1986
				EP	0177780	B1	29 November 1989
				DE	3574519	D1	04 January 1990
				EP	0177780	A3	25 June 1986
				JP	H0722044	B2	08 March 1995
JP	2006178395	A	06 July 2006	US	8067102	B2	29 November 2011
				TW	200617436	A	01 June 2006
				US	2006110587	A1	25 May 2006
				JP	4613706	B2	19 January 2011
				US	2010014178	A1	21 January 2010
				TW	I380057	B	21 December 2012
				KR	20060058005	A	29 May 2006
				US	7666527	B2	23 February 2010
				KR	101146624	B1	16 May 2012
				CN	1779493	A	31 May 2006
				CN	100582822	C	20 January 2010
				JP	2010277094	A	09 December 2010
				JP	4984101	B2	25 July 2012