

# Europäisches Patentamt European Patent Office Office européen des brevets

(11) **EP 1 507 285 A2** 

(12)

#### **EUROPEAN PATENT APPLICATION**

(43) Date of publication:

16.02.2005 Bulletin 2005/07

(51) Int CI.7: H01L 21/02

(21) Application number: 04254810.7

(22) Date of filing: 10.08.2004

(84) Designated Contracting States:

AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PL PT RO SE SI SK TR Designated Extension States:

AL HR LT LV MK

(30) Priority: 13.08.2003 KR 2003056034

(71) Applicant: Samsung Electronics Co., Ltd. Suwon-city, Gyeonggi-do (KR)

(72) Inventors:

 Lee, Jung-hyun Yongin-si Gyeonggi-do (KR)

 Seo, Bum-seok Seoul (KR)

(74) Representative: Greene, Simon Kenneth

Elkington and Fife LLP,

Prospect House,

8 Pembroke Road


Sevenoaks, Kent TN13 1XR (GB)

#### (54) Capacitor of semiconductor device and memory device using the same

(57) A capacitor of a semiconductor device and a memory device including the same are provided. The capacitor includes a lower electrode, a dielectric layer which has a plurality of band gaps, formed on the lower electrode, and an upper electrode formed on the dielec-

tric layer. The dielectric layer includes a first dielectric layer that has a first band gap and is formed on the lower electrode, a second dielectric layer that has a second band gap and is formed on the first dielectric layer, and a third dielectric layer that has a third band gap and is formed on the second dielectric layer.

### FIG. 5



20

#### Description

[0001] The present invention relates to a semiconductor device, and more particularly, to a capacitor of a semiconductor device and a memory device using the same. [0002] A semiconductor device, such as a memory device, includes a transistor and a capacitor. The capacitor should maintain data in a normal state for a long time. To do this, the capacitor has a capacitance that is greater than a certain value.

**[0003]** As a degree of integration of the memory device is increased, an area where a capacitor is formed is decreased. Nevertheless, a capacitance of a capacitor should be increased or at least not decreased.

**[0004]** According to this situation, research for a capacitor which can be applied to a highly integrated memory device has been progressed. In the research, a method of thinning a dielectric layer, a method of utilizing ferroelectric substances, and a method of combining the two methods are used.

[0005] FIG. 1 is a cross-sectional view of a capacitor included in a semiconductor device according to prior art

**[0006]** Referring to FIG. 1, a conventional capacitor includes a lower electrode 10, a hafnium oxide layer 12, and an upper electrode 14.

**[0007]** As the degree of integration of the memory device is increased, a leakage current of the conventional capacitor is increased.

**[0008]** That is, it is preferable that the hafnium oxide layer 12 which is used as a dielectric layer, be as thin as possible. However, as the hafnium oxide layer 12 becomes thin, for example, around 4.5nm thick, the leakage current of a capacitor dramatically increases. Thus, the memory device including the conventional capacitor does not work properly.

**[0009]** FIG. 2 is a graph illustrating a leakage current density of the capacitor of FIG. 1 according to the thickness of the hafnium oxide layer 12.

[0010] Referring to FIG. 2, first and second curves G1 and G2 illustrate the characteristics of the leakage current when the hafnium oxide layer 12 is much thicker than 4.5nm, while the third and fourth curves G3 and G4 illustrate the characteristics of the leakage current when the hafnium oxide layer 12 is about 4.5nm thick. Moreover, the first and third curves G1 and G3 represent leakage current density when the hafnium oxide layer 12 is deposited to a thickness than thinner a target thickness. In addition, the second and fourth curves G2 and G4 represent the leakage current density when the hafnium oxide layer 12 is deposited to the target thickness. Comparing the first and second curves G1 and G2 with the third and fourth curves G3 and G4, the leakage current of the capacitor dramatically increases when the hafnium oxide layer 12 is about 4.5nm thick.

**[0011]** A ferroelectric layer having multi-components, such as an STO (SrTiO<sub>3</sub>) layer, may be used, instead of the hafnium oxide layer 12. When the capacitor has a

complicated structure like the capacitor in FIG. 3, a ratio of positive ions in a ferroelectric layer M3 changes and an electrical characteristic of the capacitor is degraded. Referring to FIG. 4, the fifth curve G5 illustrates a ratio of Sr to Ti in the ferroelectric layer M3, for example, the STO layer which is measured at a plurality of points 1... 9 in the capacitor in FIG. 3.

**[0012]** According to the fifth curve G5, while the content of Sr at the top surface of the ferroelectric layer M3 is much than that of Ti. However, the content of Ti at the bottom surface of the ferroelectri layer M3 is little than that of Sr.

**[0013]** An upper electrode is not shown in the capacitor of FIG. 3. In FIG. 3, a reference character M1 indicates silicon oxide (SiO<sub>2</sub>) layer and a reference character M2 indicates a lower electrode.

**[0014]** According to an aspect of the present invention, there is provided a capacitor of a semiconductor device, comprising: a lower electrode; a dielectric layer which has a plurality of band gaps; and an upper electrode.

**[0015]** In specific embodiments, the dielectric layer comprising: a first dielectric layer that has a first band gap and is formed on the lower electrode; a second dielectric layer that has a second band gap and is formed on the first dielectric layer; and a third dielectric layer that has a third band gap and is formed on the second dielectric layer.

**[0016]** The first through third band gaps may satisfy at least one among the following conditions:

- i) the second band gap < the first band gap = the third band gap
- ii) the second band gap < the first band gap < the third band gap
- iii) the second band gap < the third band gap < the first band gap</li>

**[0017]** In addition, a dielectric layer that has a band gap between the first and second band gaps is further included between the first and second dielectric layers. Also, a dielectric layer that has a band gap between the second and third band gaps is further included between the second and third dielectric layers.

**[0018]** According to another aspect of the present invention, there is provided a memory device comprising: a transistor; and a capacitor connected to the transistor, wherein the capacitor comprises: a lower electrode connected to the transistor; a dielectric layer which has a plurality of band gaps, formed on the lower electrode; and an upper electrode formed on the dielectric layer.

**[0019]** Accordingly, the capacitor including the nanothick dielectric layer, and having the large capacitance and a leakage current that is lower than a conventional capacitor can be realized using the above present invention. Also, a highly reliable memory device can be realized

[0020] The present invention provides a capacitor of

a semiconductor device, including a dielectric layer, that may be formed to be a nanometer thick and having large capacitance and an excellent leakage current characteristic along with a memory device using the capacitor. [0021] The above and other features and advantages of the present invention will become more apparent by describing in detail exemplary embodiments thereof with reference to the attached drawings in which:

FIG. 1 is a cross-sectional view of a conventional capacitor included in a semiconductor device;

FIG. 2 is a graph illustrating a leakage current density of the capacitor of FIG. 1 according to the thickness of a hafnium oxide layer included in the capacitor of FIG. 1;

FIG. 3 is a cross-sectional view of a conventional capacitor having a ferroelectric layer, but a complite structure;

FIG. 4 is a graph illustrating ratio of atoms included in the ferroelectric layer of FIG. 3, measured at a plurality of points in the capacitor of FIG. 3;

FIG. 5 is a cross-section of a capacitor of a semiconductor device according to an embodiment of the present invention;

FIG. 6 is a graph illustrating leakage current density of the capacitor of FIG. 5, which is measured before stacking a dielectric layer;

FIG. 7 is a graph illustrating leakage current density of the capacitor of FIG. 5 after stacking a dielectric layer; and

FIG. 8 is a cross-sectional view of a memory device including the capacitor of the semiconductor device of FIG. 5 according to an embodiment of the present invention.

[0022] The present invention will now be described more fully with reference to the attached drawings, in which exemplary embodiments thereof are shown. This invention may, however, be embodied in many different forms and should not be construed as being limited to the embodiments set forth herein; rather these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the concept of the invention to those skilled in the art. In the drawings, the forms of the elements are exaggerated for clarity. To facilitate understanding, identical reference numerals have been used for like elements throughout the figures.

[0023] FIG. 5 is a cross-section of a capacitor of a semiconductor device according to an embodiment of the present invention.

**[0024]** Referring to FIG. 5, a capacitor by the present invention includes a lower electrode 40 and an upper electrode 50 which faces the lower electrode 40.

[0025] The lower electrode 40 is preferably an Si layer in which conductive impurities are doped. However, other conductive layers, such as a TiN layer, may be used. The upper electrode 50 is preferably a TiN layer. However, other conductive layers, such as an Si layer in

which conductive impurities are doped, may be used. A dielectric layer DL exists between the lower electrode 40 and the upper electrode 50.

**[0026]** The dielectric layer DL is formed by sequentially depositing dielectric layers having a different band gap, thereby having a different dielectric constant.

[0027] In specific, the dielectric layer DL is formed by sequentially forming three different dielectric layers. That is, a first dielectric layer 42 is formed on the lower electrode 40, a second dielectric layer 44 is formed on the first dielectric layer 42, and a third dielectric layer 46 is formed on the second dielectric layer 44. The first dielectric layer 42 has a first band gap, the second dielectric layer 44 has a second band gap, and the third dielectric layer 46 has a third band gap. The second band gap is preferably smaller than the first band gap and the third band gap. It is additionally preferable that the first and third band gaps are equivalent.

**[0028]** If the first through third dielectric layers 42, 44, and 46 have the above band gap distribution, electrons passing through one of the dielectric layers having the large band gap, for example, the third dielectric layer 46, encounters a dielectric layer having a small band gap, that is, the second dielectric layer 44, and causes phonon scattering. Accordingly, the electrons cannot pass through the band gap adjacent to the second dielectric layer 44, that is, the first dielectric layer 42.

[0029] As a result, the leakage current of the dielectric layer DL is reduced. The leakage current is reduced due to the relationship between the band gaps of the first through third dielectric layers 42, 44, and 46 forming the dielectric layer DL rather than the thickness of the first through third dielectric layers 42, 44, and 46. Thus, even if the thickness of the first through third dielectric layers 42, 44, and 46 becomes thin, the leakage current characteristic of the dielectric layer DL can be maintained excellently. Therefore, the dielectric layer DL is formed to a thin thickness. For example, the first through third dielectric layers 42, 44, and 46 may be formed to a thickness of 2nm ~ 10 nm.

**[0030]** It preferable that the first through third dielectric layers 42, 44, and 46 have the same thickness in a range of  $2nm \sim 10nm$ .

**[0031]** It is preferable that each of the first and third dielectrics layers 42 and 46 is one selected from the group consisting of a hafnium oxide layers (HfO<sub>2</sub>), an aluminium oxide layer (Al<sub>2</sub> O<sub>3</sub>), and a praseodymium oxide layer (Pr<sub>2</sub>O<sub>3</sub>). It is preferable that the second dielectric layer 44 is a titanium oxide layer (TiO<sub>2</sub>), but may also be one selected from the group cosisting of a tantalum oxide layer (Ta<sub>2</sub>O<sub>5</sub>), an STO(SrTiO<sub>3</sub>) layer, a BTO (BaTiO<sub>3</sub>) layer, a PTO(PbTiO<sub>3</sub>) layer, a TNO((Ta, Nb)<sub>2</sub>O<sub>5</sub>) layer, and a TWO((Ta, W)<sub>2</sub>O<sub>5</sub>).

**[0032]** Experiments to test the superiority of the leakage current characteristic of the capacitor according to the embodiment of the present invention will now be described.

[0033] In a first experiment, the first through third di-

40

50

electric layers 42, 44, and 46 are formed with an LaO layer, a  ${\rm TiO_2}$  layer, and an LaO layer, respectively. In a second experiment, the first through third dielectric layers 42, 44, and 46 are formed with a HfO layer, a  ${\rm TiO_2}$  layer, a HfO layer, respectively. The total thickness of the first through third dielectric layers 42, 44, and 46 are formed to be about a nano-thick.

**[0034]** FIGS. 6 and 7 are graphs illustrating the results of the above experiments.

[0035] FIG. 6 illustrates a first leakage current density measured before stacking the first through third dielectric layers 42, 44, and 46 to a target thickness, for example, measured after stacking only the first dielectric layer 42. FIG. 7 illustrates a second leakage current density of the capacitor of FIG. 5 after completely forming the first through third dielectric layers 42, 44, and 46 to the target thickness.

[0036] Referring to FIGS. 6 and 7, sixth and eighth curves G6 and G8 illustrate the leakage current density measured at one place of a substrate which is placed horizontally and seventh and ninth curves G7 and G9 illustrate the leakage current density measured at another place of the substrate.

**[0037]** The one place may be one location near a flat zone of the substrate and the another place may be other location on an opposite side of the flat zone.

**[0038]** It can be seen from a comparison of the graphs of FIG. 6 with the graphs of FIG. 7 that the second leakage current density is much less than the first current density.

**[0039]** Furthermore, when comparing the third and fourth curves G3 and G4 of FIG. 2 with the eighth and ninth curves G8 and G9 of FIG. 7, when a predetermined voltage, for example,  $\pm 1$ V, is applied, leakage current density of the conventional capacitor is about 0.01 A/cm², but the leakage current intensity of the capacitor according to an embodiment of the present invention ranges between 1E-7A/cm² and 1E-6A/cm².

**[0040]** Thus, the leakage current density of the capacitor according to an embodiment of the present invention is much lower than that of the conventional capacitor, and thus, the capacitance of the capacitor according to the embodiment of the present invention is much greater than that of the conventional capacitor.

**[0041]** In the meantime, the capacitor of FIG. 5 can be formed by successively stacking the first through third dielectric layers 42, 44, and 46 on the lower electrode 40 and then the upper electrode 50 on the third dielectric layer 46. The first through third dielectric layers 42, 44, and 46 may be formed in a range of 2nm and 10nm thick.

**[0042]** Moreover, a chemical vapor deposition (CVD) method may also be used to form the first through third dielectric layers 42, 44 and 46. Considering that the first through third dielectric layers 42, 44 and 46 are formed to a thickness of a nano-level, it is preferable that the first through third dielectric layers 42, 44, and 46 are formed by an atomic layer deposition (ALD).

[0043] A memory device including the capacitor of FIG. 5 will be described.

**[0044]** FIG. 8 is a cross-sectional view of a memory device including the capacitor of the semiconductor device of FIG. 5 according to an embodiment of the present invention.

[0045] Referring to FIG. 8, the memory device includes a substrate 70. The substrate 70 includes first and second areas 74 and 76 in which impurities are injected and which are seperated by a predetermined distance. The first area 74 is a source area and the second area 76 is a drain area. A channel area is located in the substrate 70 between the first and second areas 74 and 76 and a gate stacking material 72 is formed on the channel area. The gate stacking material 72 turns the channel area on or off according to the applied voltage. The gate stacking material 72 includes a gate insulating layer (not shown) and a gate conductive layer (not shown). The substrate 70, the first and second areas 74 and 76, and the gate stacking material 72 constitutes a MOSFET. A first interlayer insulating layer 78 covering the gate stacking material 72 is formed on the substrate 70 and a first contact hole 80 that exposes the second area 76 is formed in the first interlayer insulating layer 78. The first contact hole 80 is filled with a first conductive plug 82, for example, polysilicon doped with conductive impurities. A capacitor C covering the first conductive plug 82 is formed on the first interlayer insulating layer 78. The capacitor C is preferably the capacitor shown in FIG. 5. It is also preferable that the lower electrode 40 of the capacitor C and the first conductive plug 82 are preferably formed with the same conductive material, however different conductive materials may be used. A second interlayer insulating layer 84 covering the capacitor C is formed on the first interlayer insulating layer 78. A second contact hole 86 that exposes part of the first area 74 is formed in the first and second interlayer insulating layers 78 and 84. The second contact hole 86 is filled with a second conductive plug 88. It is preferable that the second conductive plug 88 is polysilicon doped with conductive impurities, but other conductive materials may also be used. A conductive layer 90 covering the second conductive plug 88 is formed on the second interlayer insulating layer 84. The conductive layer 90 is a bit line and is vertical to the gate stacking material 72. It is preferable that the conductive layer 90 and the second conductive plug 88 are formed with the same conductive material, but different conductive materials may be used.

**[0046]** In the memory device by the present invention, data stored in the capacitor can be maintained for a long time in a normal state. That is, this means that the data stored in capacitor can be read normally even when reading the data after the data is stored and a long time flows, and thus, the reliability of the memory device is enhanced.

[0047] As described above, the dielectric layer of the capacitor according to exemplary embodiments of the

20

35

40

45

50

present invention includes a plurality of dielectric layers that have different band gaps. Electrons that pass through the dielectric layers that have a large band gap compared to the other dielectric layers can be phonon scattering when they reach a dielectric layer having a smaller band gap. Therefore, the electrons cannot pass through the dielectric layer with the large band gap which is placed next to the dielectric layer having the small band gap. Thus, even if the dielectric layer of the capacitor has a thickness of a nano-level, the leakage current of the capacitor is not increased. In addition, the thickness of the dielectric layer has a thickness of a nano-level. Accordingly, the capacitance of the capacitor is largely enhanced.

[0048] Although the detailed description is presented here, this invention may be embodied in many different forms and should not be construed as being limited to the embodiments set forth herein; rather the aforementioned preferred embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the concept of the invention to those skilled in the art. For instance, the first and third dielectric layers 42 and 46 may be replaced with dielectric layers which have different band gaps, but are larger than that of the second dielectric layer 44. Furthermore, a plurality of second dielectric layers 44 may include between the first and third dielectric layers 42 and 46. Also, another dielectric layer having the same band gap with the first or third dielectric layer may further be included in the plurality of second dielectric layers 44. In addition, another dielectric layer having a band gap smaller than that of the second dielectric layer 44 may further be included between the plurality of second dielectric layers 44. This capacitor may also be used in other memory devices besides the memory device of FIG. 8.

**[0049]** While the present invention has been particularly shown and described with reference to exemplary embodiments thereof, it will be understood by those of ordinary skill in the art that various changes in form and details may be made therein without departing from the scope of the present invention as defined by the following claims.

#### **Claims**

**1.** A capacitor of a semiconductor device, the capacitor comprising:

a lower electrode;

a dielectric layer which has a plurality of band gaps, formed on the lower electrode; and an upper electrode formed on the dielectric layer.

**2.** The capacitor of the claim 1, wherein the dielectric layer comprises:

a first dielectric layer that has a first band gap and is formed on the lower electrode;

a second dielectric layer that has a second band gap and is formed on the first dielectric layer; and

a third dielectric layer that has a third band gap and is formed on the second dielectric layer.

**3.** The capacitor of claim 2, wherein the first through third band gaps satisfy:

the second band gap < the first band gap = the third band gap.

**4.** The capacitor of claim 2, wherein the first through third band gaps satisfy:

the second band gap< the first band gap < the third band gap.

**5.** The capacitor of claim 2, wherein the first through third band gaps satisfy:

the second band gap < the third band gap < the first band gap.

- **6.** The capacitor of any of claims 2 to 5, wherein a dielectric layer having a band gap between the first and second band gaps is further provided between the first and second dielectric layers.
- 7. The capacitor of any of claims 2 to 6, wherein a dielectric layer having a band gap between the second and third band gaps is further provided between the second and third dielectric layers.
- 8. The capacitor of any of claims 2 to 7, wherein the first dielectric layer is one selected from the group consisting of an HfO<sub>2</sub> layer, an Al<sub>2</sub>O<sub>3</sub> layer, an La<sub>2</sub>O<sub>3</sub> layer and a Pr<sub>2</sub>O<sub>3</sub> layer.
- **9.** The capacitor of any of claims 2 to 8, wherein the second dielectric layer is one selected from the group consisting of a  $TiO_2$  layer, a  $Ta_2O_5$  layer, an  $SrTiO_3$  layer, a  $BaTiO_3$  layer, a  $PbTiO_3$  layer, a (Ta,  $Nb)_2O_5$  layer, and a  $(Ta, W)_2O_5$  layer.
- **10.** The capacitor of any of claims 2 to 9, wherein the third dielectric layer is one selected from the group consisting of an  $HfO_2$  layer, an  $Al_2O_3$  layer, an  $La_2O_3$  layer and a  $Pr_2O_3$  layer.
- 11. A memory device of a semiconductor device comprising:

a transistor; and

a capacitor connected to the transistor, wherein the capacitor comprises a capacitor according

5

55

to any preceding claim.

FIG. 1 (PRIOR ART)






FIG. 2 (PRIOR ART)



### FIG. 3 (PRIOR ART)



## FIG. 4 (PRIOR ART)




FIG. 5




FIG. 6




FIG. 7




FIG. 8

